전자부품 데이터시트 검색엔진
Selected language     Korean  ▼
부품명
         상세내용
Preview PDF Download HTML-1page HTML-10pages

AD620ANZ 데이터시트(Datasheet) 1 Page - Analog Devices

부품명 AD620ANZ
상세내용  Low Cost Low Power Instrumentation Amplifier
PDF  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo 

 
 1 page
background image
Low Cost Low Power
Instrumentation Amplifier
AD620
Rev. G
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703
© 2004 Analog Devices, Inc. All rights reserved.
FEATURES
Easy to use
Gain set with one external resistor
(Gain range 1 to 10,000)
Wide power supply range (±2.3 V to ±18 V)
Higher performance than 3 op amp IA designs
Available in 8-lead DIP and SOIC packaging
Low power, 1.3 mA max supply current
Excellent dc performance (B grade)
50 µV max, input offset voltage
0.6 µV/°C max, input offset drift
1.0 nA max, input bias current
100 dB min common-mode rejection ratio (G = 10)
Low noise
9 nV/√Hz @ 1 kHz, input voltage noise
0.28 µV p-p noise (0.1 Hz to 10 Hz)
Excellent ac specifications
120 kHz bandwidth (G = 100)
15 µs settling time to 0.01%
APPLICATIONS
Weigh scales
ECG and medical instrumentation
Transducer interface
Data acquisition systems
Industrial process controls
Battery-powered and portable equipment
CONNECTION DIAGRAM
–IN
RG
–VS
+IN
RG
+VS
OUTPUT
REF
1
2
3
4
8
7
6
5
AD620
TOP VIEW
Figure 1. 8-Lead PDIP (N), CERDIP (Q), and SOIC (R) Packages
PRODUCT DESCRIPTION
The AD620 is a low cost, high accuracy instrumentation
amplifier that requires only one external resistor to set gains of
1 to 10,000. Furthermore, the AD620 features 8-lead SOIC and
DIP packaging that is smaller than discrete designs and offers
lower power (only 1.3 mA max supply current), making it a
good fit for battery-powered, portable (or remote) applications.
The AD620, with its high accuracy of 40 ppm maximum
nonlinearity, low offset voltage of 50 µV max, and offset drift of
0.6 µV/°C max, is ideal for use in precision data acquisition
systems, such as weigh scales and transducer interfaces.
Furthermore, the low noise, low input bias current, and low power
of the AD620 make it well suited for medical applications, such
as ECG and noninvasive blood pressure monitors.
The low input bias current of 1.0 nA max is made possible with
the use of Superϐeta processing in the input stage. The AD620
works well as a preamplifier due to its low input voltage noise of
9 nV/√Hz at 1 kHz, 0.28 µV p-p in the 0.1 Hz to 10 Hz band,
and 0.1 pA/√Hz input current noise. Also, the AD620 is well
suited for multiplexed applications with its settling time of 15 µs
to 0.01%, and its cost is low enough to enable designs with one
in-amp per channel.
0
5
10
15
20
30,000
5,000
10,000
15,000
20,000
25,000
0
SUPPLY CURRENT (mA)
AD620A
RG
3 OP AMP
IN-AMP
(3 OP-07s)
Figure 2. Three Op Amp IA Designs vs. AD620
SOURCE RESISTANCE (
Ω)
100M
10k
1k
10M
1M
100k
10,000
0.1
100
1,000
10
1
TYPICAL STANDARD
BIPOLAR INPUT
IN-AMP
AD620 SUPER
βETA
BIPOLAR INPUT
IN-AMP
G = 100
Figure 3. Total Voltage Noise vs. Source Resistance
 2 page
background image
AD620
Rev. G | Page 2 of 20
TABLE OF CONTENTS
Specifications .....................................................................................3
Absolute Maximum Ratings ............................................................5
ESD Caution ..................................................................................5
Typical Performance Characteristics ..............................................7
Theory of Operation .......................................................................13
Gain Selection..............................................................................16
Input and Output Offset Voltage ..............................................16
Reference Terminal .....................................................................16
Input Protection ..........................................................................16
RF Interference............................................................................16
Common-Mode Rejection.........................................................17
Grounding....................................................................................17
Ground Returns for Input Bias Currents.................................18
Outline Dimensions........................................................................19
Ordering Guide ...........................................................................20
REVISION HISTORY
12/04—Rev. F to Rev. G
Updated Format.................................................................. Universal
Change to Features............................................................................1
Change to Product Description.......................................................1
Changes to Specifications.................................................................3
Added Metallization Photograph....................................................4
Replaced Figure 4-Figure 6 ..............................................................6
Replaced Figure 15 ............................................................................7
Replaced Figure 33 ..........................................................................10
Replaced Figure 34 and Figure 35.................................................10
Replaced Figure 37 ..........................................................................10
Changes to Table 3 ..........................................................................13
Changes to Figure 41 and Figure 42 .............................................14
Changes to Figure 43 ......................................................................15
Change to Figure 44 ........................................................................17
Changes to Input Protection section ............................................15
Deleted Figure 9...............................................................................15
Changes to RF Interference section ..............................................15
Edit to Ground Returns for Input Bias Currents section...........17
Added AD620CHIPS to Ordering Guide ....................................19
7/03—Data Sheet changed from REV. E to REV. F
Edit to FEATURES............................................................................1
Changes to SPECIFICATIONS .......................................................2
Removed AD620CHIPS from ORDERING GUIDE ...................4
Removed METALLIZATION PHOTOGRAPH...........................4
Replaced TPCs 1–3 ...........................................................................5
Replaced TPC 12 ...............................................................................6
Replaced TPC 30 ...............................................................................9
Replaced TPCs 31 and 32...............................................................10
Replaced Figure 4 ............................................................................10
Changes to Table I...........................................................................11
Changes to Figures 6 and 7 ............................................................12
Changes to Figure 8 ........................................................................13
Edited INPUT PROTECTION section........................................13
Added new Figure 9........................................................................13
Changes to RF INTERFACE section ............................................14
Edit to GROUND RETURNS FOR INPUT BIAS CURRENTS
section...............................................................................................15
Updated OUTLINE DIMENSIONS .............................................16
 3 page
background image
AD620
Rev. G | Page 3 of 20
SPECIFICATIONS
Typical @ 25°C, VS = ±15 V, and RL = 2 kΩ, unless otherwise noted.
Table 1.
AD620A
AD620B
AD620S1
Parameter
Conditions
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
GAIN
G = 1 + (49.4 kΩ/RG)
Gain Range
1
10,000
1
10,000
1
10,000
Gain Error2
VOUT = ±10 V
G = 1
0.03
0.10
0.01
0.02
0.03
0.10
%
G = 10
0.15
0.30
0.10
0.15
0.15
0.30
%
G = 100
0.15
0.30
0.10
0.15
0.15
0.30
%
G = 1000
0.40
0.70
0.35
0.50
0.40
0.70
%
Nonlinearity
VOUT = −10 V to +10 V
G = 1–1000
RL = 10 kΩ
10
40
10
40
10
40
ppm
G = 1–100
RL = 2 kΩ
10
95
10
95
10
95
ppm
Gain vs. Temperature
G = 1
10
10
10
ppm/°C
Gain >12
−50
−50
−50
ppm/°C
VOLTAGE OFFSET
(Total RTI Error = VOSI + VOSO/G)
Input Offset, VOSI
VS = ±5 V
to ± 15 V
30
125
15
50
30
125
µV
Overtemperature
VS = ±5 V
to ± 15 V
185
85
225
µV
Average TC
VS = ±5 V
to ± 15 V
0.3
1.0
0.1
0.6
0.3
1.0
µV/°C
Output Offset, VOSO
VS = ±15 V
400
1000
200
500
400
1000
µV
VS = ± 5 V
1500
750
1500
µV
Overtemperature
VS = ±5 V
to ± 15 V
2000
1000
2000
µV
Average TC
VS = ±5 V
to ± 15 V
5.0
15
2.5
7.0
5.0
15
µV/°C
Offset Referred to the
Input vs. Supply (PSR)
VS = ±2.3 V
to ±18 V
G = 1
80
100
80
100
80
100
dB
G = 10
95
120
100
120
95
120
dB
G = 100
110
140
120
140
110
140
dB
G = 1000
110
140
120
140
110
140
dB
INPUT CURRENT
Input Bias Current
0.5
2.0
0.5
1.0
0.5
2
nA
Overtemperature
2.5
1.5
4
nA
Average TC
3.0
3.0
8.0
pA/°C
Input Offset Current
0.3
1.0
0.3
0.5
0.3
1.0
nA
Overtemperature
1.5
0.75
2.0
nA
Average TC
1.5
1.5
8.0
pA/°C
INPUT
Input Impedance
Differential
10||2
10||2
10||2
GΩ_pF
Common-Mode
10||2
10||2
10||2
GΩ_pF
Input Voltage Range3
VS = ±2.3 V
to ±5 V
−VS + 1.9
+VS − 1.2
−VS + 1.9
+VS − 1.2
−VS + 1.9
+VS − 1.2
V
Overtemperature
−VS + 2.1
+VS − 1.3
−VS + 2.1
+VS − 1.3
−VS + 2.1
+VS − 1.3
V
VS = ± 5 V
to ±18 V
−VS + 1.9
+VS − 1.4
−VS + 1.9
+VS − 1.4
−VS + 1.9
+VS − 1.4
V
Overtemperature
−VS + 2.1
+VS − 1.4
−VS + 2.1
+VS + 2.1
−VS + 2.3
+VS − 1.4
V
 4 page
background image
AD620
Rev. G | Page 4 of 20
AD620A
AD620B
AD620S1
Parameter
Conditions
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
Common-Mode Rejection
Ratio DC to 60 Hz with
1 kΩ Source Imbalance
VCM = 0 V to ± 10 V
G = 1
73
90
80
90
73
90
dB
G = 10
93
110
100
110
93
110
dB
G = 100
110
130
120
130
110
130
dB
G = 1000
110
130
120
130
110
130
dB
OUTPUT
Output Swing
RL = 10 kΩ
VS = ±2.3 V
to ± 5 V
−VS +
1.1
+VS − 1.2
−VS + 1.1
+VS − 1.2
−VS + 1.1
+VS − 1.2
V
Overtemperature
−VS + 1.4
+VS − 1.3
−VS + 1.4
+VS − 1.3
−VS + 1.6
+VS − 1.3
V
VS = ±5 V
to ± 18 V
−VS + 1.2
+VS − 1.4
−VS + 1.2
+VS − 1.4
−VS + 1.2
+VS − 1.4
V
Overtemperature
−VS + 1.6
+VS – 1.5
−VS + 1.6
+VS – 1.5
–VS + 2.3
+VS – 1.5
V
Short Circuit Current
±18
±18
±18
mA
DYNAMIC RESPONSE
Small Signal –3 dB Bandwidth
G = 1
1000
1000
1000
kHz
G = 10
800
800
800
kHz
G = 100
120
120
120
kHz
G = 1000
12
12
12
kHz
Slew Rate
0.75
1.2
0.75
1.2
0.75
1.2
V/µs
Settling Time to 0.01%
10 V Step
G = 1–100
15
15
15
µs
G = 1000
150
150
150
µs
NOISE
Voltage Noise, 1 kHz
2
2
)
/
(
)
(
G
e
e
Noise
RTI
Total
no
ni
+
=
Input, Voltage Noise, eni
9
13
9
13
9
13
nV/√Hz
Output, Voltage Noise, eno
72
100
72
100
72
100
nV/√Hz
RTI, 0.1 Hz to 10 Hz
G = 1
3.0
3.0
6.0
3.0
6.0
µV p-p
G = 10
0.55
0.55
0.8
0.55
0.8
µV p-p
G = 100–1000
0.28
0.28
0.4
0.28
0.4
µV p-p
Current Noise
f = 1 kHz
100
100
100
fA/√Hz
0.1 Hz to 10 Hz
10
10
10
pA p-p
REFERENCE INPUT
RIN
20
20
20
kΩ
IIN
VIN+, VREF = 0
50
60
50
60
50
60
µA
Voltage Range
−VS + 1.6
+VS − 1.6
−VS + 1.6
+VS − 1.6
−VS + 1.6
+VS − 1.6
V
Gain to Output
1 ± 0.0001
1 ± 0.0001
1 ± 0.0001
POWER SUPPLY
Operating Range4
±2.3
±18
±2.3
±18
±2.3
±18
V
Quiescent Current
VS = ±2.3 V
to ±18 V
0.9
1.3
0.9
1.3
0.9
1.3
mA
Overtemperature
1.1
1.6
1.1
1.6
1.1
1.6
mA
TEMPERATURE RANGE
For Specified Performance
−40 to +85
−40 to +85
−55 to +125
°C
1 See Analog Devices military data sheet for 883B tested specifications.
2 Does not include effects of external resistor RG.
3 One input grounded. G = 1.
4 This is defined as the same supply range that is used to specify PSR.
 5 page
background image
AD620
Rev. G | Page 5 of 20
ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter
Rating
Supply Voltage
±18 V
Internal Power Dissipation1
650 mW
Input Voltage (Common-Mode)
±VS
Differential Input Voltage
25 V
Output Short-Circuit Duration
Indefinite
Storage Temperature Range (Q)
−65°C to +150°C
Storage Temperature Range (N, R)
−65°C to +125°C
Operating Temperature Range
AD620 (A, B)
−40°C to +85°C
AD620 (S)
−55°C to +125°C
Lead Temperature Range
(Soldering 10 seconds)
300°C
1 Specification is for device in free air:
8-Lead Plastic Package: θJA = 95°C
8-Lead CERDIP Package: θJA = 110°C
8-Lead SOIC Package: θJA = 155°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other condition s above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the
human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
 6 page
background image
AD620
Rev. G | Page 6 of 20
Figure 4. Metallization Photograph.
Dimensions shown in inches and (mm).
Contact sales for latest dimensions.
 7 page
background image
AD620
Rev. G | Page 7 of 20
TYPICAL PERFORMANCE CHARACTERISTICS
(@ 25°C, VS = ±15 V, RL = 2 kΩ, unless otherwise noted.)
INPUT OFFSET VOLTAGE (
µV)
20
30
40
50
–40
0
40
80
–80
SAMPLE SIZE = 360
10
0
Figure 5. Typical Distribution of Input Offset Voltage
INPUT BIAS CURRENT (pA)
0
10
20
30
40
50
–600
0
600
–1200
1200
SAMPLE SIZE = 850
Figure 6. Typical Distribution of Input Bias Current
10
20
30
40
50
–200
0
200
400
INPUT OFFSET CURRENT (pA)
–400
0
SAMPLE SIZE = 850
Figure 7. Typical Distribution of Input Offset Current
TEMPERATURE (
°C)
+IB
–IB
2.0
–2.0
175
–1.0
–1.5
–75
–0.5
0
0.5
1.0
1.5
125
75
25
–25
Figure 8. Input Bias Current vs. Temperature
1.5
0.5
WARM-UP TIME (Minutes)
2.0
0
01
1.0
4
3
2
5
Figure 9. Change in Input Offset Voltage vs. Warm-Up Time
FREQUENCY (Hz)
1000
1
1
100k
100
10
10k
1k
100
GAIN = 1
GAIN = 10
10
GAIN = 100, 1,000
GAIN = 1000
BW LIMIT
Figure 10. Voltage Noise Spectral Density vs. Frequency (G = 1−1000)
 8 page
background image
AD620
Rev. G | Page 8 of 20
FREQUENCY (Hz)
1000
100
10
1
10
1000
100
Figure 11. Current Noise Spectral Density vs. Frequency
TIME (1 SEC/DIV)
Figure 12. 0.1 Hz to 10 Hz RTI Voltage Noise (G = 1)
TIME (1 SEC/DIV)
Figure 13. 0.1 Hz to 10 Hz RTI Voltage Noise (G = 1000)
Figure 14. 0.1 Hz to 10 Hz Current Noise, 5 pA/Div
100
1000
AD620A
FET INPUT
IN-AMP
SOURCE RESISTANCE (
Ω)
100,000
10
1k
10M
10,000
10k
1M
100k
Figure 15. Total Drift vs. Source Resistance
FREQUENCY (Hz)
160
0
1M
80
40
1
60
0.1
140
100
120
100k
10k
1k
100
10
G = 1000
G = 100
G = 10
G = 1
20
Figure 16. Typical CMR vs. Frequency, RTI, Zero to 1 kΩ Source Imbalance
 9 page
background image
AD620
Rev. G | Page 9 of 20
FREQUENCY (Hz)
160
1M
80
40
1
60
0.1
140
100
120
100k
10k
1k
100
10
20
G = 1000
G = 100
G = 10
G = 1
180
Figure 17. Positive PSR vs. Frequency, RTI (G = 1−1000)
FREQUENCY (Hz)
160
1M
80
40
1
60
0.1
140
100
120
100k
10k
1k
100
10
20
180
G = 10
G = 100
G = 1
G = 1000
Figure 18. Negative PSR vs. Frequency, RTI (G = 1−1000)
1000
100
10M
100
1
1k
10
100k
1M
10k
FREQUENCY (Hz)
0.1
Figure 19. Gain vs. Frequency
FREQUENCY (Hz)
35
0
1M
15
5
10k
10
1k
30
20
25
100k
G = 10, 100, 1000
G = 1
G = 1000
G = 100
Figure 20. Large Signal Frequency Response
20
+1.0
+0.5
5
0
+1.5
–1.5
–1.0
–0.5
15
10
SUPPLY VOLTAGE ± Volts
+VS –0.0
–VS +0.0
Figure 21. Input Voltage Range vs. Supply Voltage, G = 1
20
+1.0
+0.5
5
0
+1.5
–1.5
–1.0
–0.5
15
10
SUPPLY VOLTAGE ± Volts
RL = 10kΩ
RL = 2kΩ
RL = 10kΩ
RL = 2kΩ
+VS
–VS
–0.0
+0.0
Figure 22. Output Voltage Swing vs. Supply Voltage, G = 10
 10 page
background image
AD620
Rev. G | Page 10 of 20
LOAD RESISTANCE (
Ω)
30
0
0
10k
20
10
100
1k
VS = ±15V
G = 10
Figure 23. Output Voltage Swing vs. Load Resistance
... . . ... ... . . ... .. .. ... . . .. . . . . . . .. . . ...
... . . ... ... . . ... .. .. ... . . .. . . . . . . .. . . ...
Figure 24. Large Signal Pulse Response and Settling Time
G = 1 (0.5 mV = 0.01%)
. ... .. .. ... . . ... . ... .. .. .. .. . ... .. .. .. ..
. ... .. .. ... . . ... . ... .. .. .. .. . ... .. .. .. ..
Figure 25. Small Signal Response, G = 1, RL = 2 kΩ, CL = 100 pF
. . . . .. .. ... . . . . . . . . . . .. . . ... ... . . ... .. ..
. . . . .. .. ... . . . . . . . . . . .. . . ... ... . . ... .. ..
Figure 26. Large Signal Response and Settling Time, G = 10 (0.5 mV = 0.01%)
. . . . .. .. ... . . ... .. .. . . . . . ... ... . . ... .. ..
. . . . .. .. ... . . ... .. .. . . . . . ... ... . . ... .. ..
Figure 27. Small Signal Response, G = 10, RL = 2 kΩ, CL = 100 pF
... . . ... ... . . ... .. .. ... . . ... ... . . ... .. ..
... . . ... ... . . ... .. .. ... . . ... ... . . ... .. ..
Figure 28. Large Signal Response and Settling Time, G = 100 (0.5 mV = 0.01%)




Html 페이지

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


데이터시트



관련 부품명

부품명상세내용Html View제조사
AD620_05Low Cost Low Power Instrumentation Amplifier 1 2 3 4 5 MoreAnalog Devices
LT1168_06Low Power Single Resistor Gain Programmable Precision Instrumentation Amplifier 1 2 3 4 5 MoreLinear Technology
2SD468LOW FREQUENCY POWER AMPLIFIER 1 2 3 Unisonic Technologies
SY88973BL3.3V 3.2Gbps CML Low Power Limiting Post Amplifier with TTL LOS 1 2 3 4 5 MoreMicrel Semiconductor
AS321LOW POWER SINGLE OPERATIONAL AMPLIFIER 1 2 3 4 5 MoreBCD Semiconductor Manufacturing Limited
FAN41131.2V 36MHz Low Power Rail-to-Rail Amplifier 1 2 3 4 5 MoreFairchild Semiconductor
RJK6014DPPSilicon N Channel MOS FET High Speed Power Switching 1 2 3 4 Renesas Technology Corp
LM2904WHLow power dual operational amplifier 1 2 3 4 5 MoreSTMicroelectronics
LM48410Low EMI Filterless 2.3W Stereo Class D Audio Power Amplifier with National 3D Enhancement Coming SoonNational Semiconductor (TI)
2SA1588_07Audio Frequency Low Power Amplifier Applications Driver Stage Amplifier Applications Switching Applications 1 2 3 Toshiba Semiconductor

링크 URL

ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl