전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN74BCT125ADRE4 데이터시트(PDF) 5 Page - Texas Instruments

부품명 SN74BCT125ADRE4
상세설명  QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

SN74BCT125ADRE4 데이터시트(HTML) 5 Page - Texas Instruments

  SN74BCT125ADRE4 Datasheet HTML 1Page - Texas Instruments SN74BCT125ADRE4 Datasheet HTML 2Page - Texas Instruments SN74BCT125ADRE4 Datasheet HTML 3Page - Texas Instruments SN74BCT125ADRE4 Datasheet HTML 4Page - Texas Instruments SN74BCT125ADRE4 Datasheet HTML 5Page - Texas Instruments SN74BCT125ADRE4 Datasheet HTML 6Page - Texas Instruments SN74BCT125ADRE4 Datasheet HTML 7Page - Texas Instruments SN74BCT125ADRE4 Datasheet HTML 8Page - Texas Instruments SN74BCT125ADRE4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 14 page
background image
SN54BCT125A, SN74BCT125A
QUADRUPLE BUS BUFFER GATES
WITH 3-STATE OUTPUTS
SCBS032F – SEPTEMBER 1988 – REVISED MARCH 2003
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
NOTES: A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR
≤ 10 MHz, tr = tf ≤ 2.5 ns, duty cycle = 50%.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.
E. When measuring propagation delay times of 3-state outputs, switch S1 is open.
F. All parameters and waveforms are not applicable to all devices.
From Output
Under Test
Test
Point
R1
CL
(see Note A)
LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS
LOAD CIRCUIT FOR
3-STATE AND OPEN-COLLECTOR OUTPUTS
R1
S1
7 V (tPZL, tPLZ, O.C.)
Open
(all others)
From Output
Under Test
Test
Point
R2
CL
(see Note A)
RL = R1 = R2
1.5 V
1.5 V
1.5 V
3 V
3 V
0 V
0 V
th
tsu
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
Timing Input
(see Note B)
Data Input
(see Note B)
1.5 V
1.5 V
3 V
3 V
0 V
0 V
High-Level
Pulse
(see Note B)
Low-Level
Pulse
tw
VOLTAGE WAVEFORMS
PULSE DURATION
1.5 V
1.5 V
tPHL
tPLH
tPLH
tPHL
Input
(see Note B)
Out-of-Phase
Output
(see Note D)
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
3 V
0 V
VOL
VOH
VOH
VOL
In-Phase
Output
(see Note D)
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES (see Note D)
tPHZ
tPLZ
0.3 V
tPZL
tPZH
1.5 V
1.5 V
1.5 V
1.5 V
3 V
0 V
Output
Control
(low-level enable)
Waveform 1
(see Notes C and D)
Waveform 2
(see Notes C and D)
0 V
VOH
VOL
3.5 V
0.3 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
Figure 1. Load Circuit and Voltage Waveforms


유사한 부품 번호 - SN74BCT125ADRE4

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74BCT125ADR TI1-SN74BCT125ADR Datasheet
1Mb / 18P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
More results

유사한 설명 - SN74BCT125ADRE4

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN54CH126 TI-SN54CH126 Datasheet
636Kb / 17P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54HC126 TI-SN54HC126_08 Datasheet
636Kb / 17P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
logo
Potato Semiconductor Co...
PO74G125A POTATO-PO74G125A_14 Datasheet
1Mb / 5P
   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
logo
Texas Instruments
SN54ABT125 TI1-SN54ABT125_15 Datasheet
1Mb / 25P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHCT125 TI-SN54AHCT125_08 Datasheet
1Mb / 23P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126 TI-SN54AHC126_08 Datasheet
577Kb / 18P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54LV125A TI-SN54LV125A_10 Datasheet
779Kb / 21P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74LV126A TI-SN74LV126A Datasheet
345Kb / 14P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SN54AHCT125 TI-SN54AHCT125_07 Datasheet
926Kb / 20P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74LV126A TI-SN74LV126A_07 Datasheet
395Kb / 17P
[Old version datasheet]   QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com