전자부품 데이터시트 검색엔진 |
|
LC35256FM 데이터시트(PDF) 6 Page - Sanyo Semicon Device |
|
LC35256FM 데이터시트(HTML) 6 Page - Sanyo Semicon Device |
6 / 7 page No. 6302-6/7 LC35256FM, FT-55U/70U Notes:1. WE must be held at the high level during the read cycle. 2. Do not apply reverse phase signals to the DOUT pins when those pins are in the output state. 3. The time tWP is the period when both CE and WE are low. It is defined as the time from the fall of WE to the rise of CE or WE, whichever occurs first. 4. The time tCW is the period when both CE and WE are low. It is defined as the time from the fall of CE to the rise of CE or WE, whichever occurs first. 5. The DOUT pins will be in the high-impedance state if any one of the following hold: OE is at the high level, CE is at the high level, or WE is at the low level. 6. The OE pin must be either held high or held low during the write cycle. 7. DOUT has the same phase as the write data during this write cycle. Parameter Symbol Conditions min typ* max Unit Data retention supply voltage VDR VCE ≥ VCC – 0.2 V 2.0 5.5 V Ta ≤ 25°C 0.02 Data retention supply current ICCDR VCC = 3.0 V Ta ≤ 60°C 1.0 µA VCE ≥ VCC – 0.2 V Ta ≤ 70°C 2.0 Ta ≤ 85°C 3.5 Chip enable setup time tCDR 0ns Chip enable hold time tR tRC** ns Note: * Reference values for VCC = 3 V, Ta = 25°C. ** tRC: Read cycle time Data Retention Conditions at Ta = –40 to +85°C Data Retention Waveforms VCC VCCL* VIH VDR VCE GND VCE ≥ VCC – 0.2 V tCDR tR Data retention mode Circuit Design Notes When designing application circuits, always take the following into consideration and design the circuits so that the absolute maximum ratings are never exceeded. • Supply voltage fluctuations • Sample-to-sample variations in the electrical characteristics of the electronic components used, including semiconductor devices, resistors, and capacitors. • Ambient temperature • Variations in the input and clock signals • The application of abnormal pulses Furthermore, be sure to operate this device within the stipulated ranges of all parameters for which an allowable operating range is specified. When CMOS IC input pins are left in the open state, through currents may occur in internal circuits to which intermediate voltage levels are applied, and this can result in incorrect circuit operation. Be sure to handle all unused input pins as specified in the device documentation. Note: * VCCL 5 V operation: 4.5 V |
유사한 부품 번호 - LC35256FM |
|
유사한 설명 - LC35256FM |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |