전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TC58FVB160A 데이터시트(PDF) 9 Page - Toshiba Semiconductor

부품명 TC58FVB160A
상세설명  TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
Download  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TC58FVB160A 데이터시트(HTML) 9 Page - Toshiba Semiconductor

Back Button TC58FVB160A Datasheet HTML 5Page - Toshiba Semiconductor TC58FVB160A Datasheet HTML 6Page - Toshiba Semiconductor TC58FVB160A Datasheet HTML 7Page - Toshiba Semiconductor TC58FVB160A Datasheet HTML 8Page - Toshiba Semiconductor TC58FVB160A Datasheet HTML 9Page - Toshiba Semiconductor TC58FVB160A Datasheet HTML 10Page - Toshiba Semiconductor TC58FVB160A Datasheet HTML 11Page - Toshiba Semiconductor TC58FVB160A Datasheet HTML 12Page - Toshiba Semiconductor TC58FVB160A Datasheet HTML 13Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 41 page
background image
TC58FVT160/B160AFT/AXB-70,-10
2002-08-06
9/41
Auto Chip Erase Mode
The Auto Chip Erase Mode is set using the Chip Erase command. An Auto Chip Erase operation starts on the
rising edge of WE in the sixth bus cycle. All memory cells are automatically preprogrammed to 0, erased and
verified as erased by the chip. The device status is indicated by the Hardware Sequence flag.
Command input is ignored during an Auto Chip Erase. A hardware reset can interrupt an Auto Chip Erase
operation. If an Auto Chip Erase operation is interrupted, it cannot be completed correctly. Hence an additional
Erase operation must be performed.
Any attempt to erase a protected block is ignored. If all blocks are protected, the Auto Erase operation will not
be executed and the device will enter Read mode 100 µs after the rising edge of the WE signal in the sixth bus
cycle.
If an Auto Chip Erase operation fails, the device will remain in the erasing state and will not return to Read
Mode. The device status is indicated by the Hardware Sequence flag. Either a Reset command or a hardware
reset is required to return the device to Read Mode after a failure.
In this case it cannot be ascertained which block the failure occurred in. Either abandon use of the device
altogether, or perform a Block Erase on each block, identify the failed block, and stop using it. The host processor
must take measures to prevent subsequent use of the failed block.
Auto Block Erase / Auto Multi-Block Erase Modes
The Auto Block Erase Mode and Auto Multi-Block Erase Mode are set using the Block Erase command. The
block address is latched on the falling edge of the WE signal in the sixth bus cycle. The block erase starts as
soon as the Erase Hold Time (tBEH) has elapsed after the rising edge of the WE signal. When multiple blocks
are erased, the sixth Bus Write cycle is repeated with each block address and Auto Block Erase command being
input within the Erase Hold Time (this constitutes an Auto Multi-Block Erase operation). If a command other
than an Auto Block Erase command or Erase Suspend command is input during the Erase Hold Time, the device
will reset the Command Register and enter Read Mode. The Erase Hold Time restarts on each successive rising
edge of WE . Once operation starts, all memory cells in the selected block are automatically preprogrammed to 0,
erased and verified as erased by the chip. The device status is indicated by the setting of the Hardware Sequence
flag. When the Hardware Sequence flag is read, the addresses of the blocks on which auto-erase operation is
being performed must be specified.
All commands (except Erase Suspend) are ignored during an Auto Block Erase or Auto Multi-Block Erase
operation. Either operation can be aborted using a Hardware Reset. If an auto-erase operation is interrupted, it
cannot be completed correctly; therefore, a further erase operation is necessary to complete the erasing.
Any attempt to erase a protected block is ignored. If all the selected blocks are protected, the auto-erase
operation is not executed and the device returns to Read Mode 100 µs after the rising edge of the WE signal in
the last bus cycle.
If an auto-erase operation fails, the device remains in Erasing state and does not return to Read Mode. The
device status is indicated by the Hardware Sequence flag. After a failure either a Reset command or a Hardware
Reset is required to return the device to Read Mode. If multiple blocks are selected, it will not be possible to
ascertain the block in which the failure occurred. In this case either abandon use of the device altogether, or
perform a Block Erase on each block, identify the failed block, and stop using it. The host processor must take
measures to prevent subsequent use of the failed block.


유사한 부품 번호 - TC58FVB160A

제조업체부품명데이터시트상세설명
logo
Toshiba Semiconductor
TC58FVB160AF TOSHIBA-TC58FVB160AF Datasheet
539Kb / 41P
   16-MBIT (2M x 8 BITS / 1M x 16 BITS) CMOS FLASH MEMORY
TC58FVB160AFT TOSHIBA-TC58FVB160AFT Datasheet
539Kb / 41P
   16-MBIT (2M x 8 BITS / 1M x 16 BITS) CMOS FLASH MEMORY
TC58FVB160AFT-10 TOSHIBA-TC58FVB160AFT-10 Datasheet
539Kb / 41P
   16-MBIT (2M x 8 BITS / 1M x 16 BITS) CMOS FLASH MEMORY
TC58FVB160AFT-70 TOSHIBA-TC58FVB160AFT-70 Datasheet
539Kb / 41P
   16-MBIT (2M x 8 BITS / 1M x 16 BITS) CMOS FLASH MEMORY
More results

유사한 설명 - TC58FVB160A

제조업체부품명데이터시트상세설명
logo
Toshiba Semiconductor
TC58FVM5T2AFT65 TOSHIBA-TC58FVM5T2AFT65 Datasheet
799Kb / 63P
   TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TC55VD1618FF-133 TOSHIBA-TC55VD1618FF-133 Datasheet
888Kb / 20P
   TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TC58NYG0S3EBAI4 TOSHIBA-TC58NYG0S3EBAI4 Datasheet
487Kb / 65P
   TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TC554161AFTI-70 TOSHIBA-TC554161AFTI-70 Datasheet
142Kb / 10P
   TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TC55VEM208ASTN55 TOSHIBA-TC55VEM208ASTN55 Datasheet
173Kb / 11P
   TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TC58NVG0S3ETA00 TOSHIBA-TC58NVG0S3ETA00 Datasheet
486Kb / 65P
   TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TC58FVM6B2ATG-65 TOSHIBA-TC58FVM6B2ATG-65 Datasheet
531Kb / 62P
   TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TC55V8512FTI-12 TOSHIBA-TC55V8512FTI-12 Datasheet
170Kb / 10P
   TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TC55V4366FF-133 TOSHIBA-TC55V4366FF-133 Datasheet
1Mb / 20P
   TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TC55V8128BFT-12 TOSHIBA-TC55V8128BFT-12 Datasheet
373Kb / 10P
   TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TC55V2325FF-100 TOSHIBA-TC55V2325FF-100 Datasheet
1Mb / 20P
   TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com