전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD8391 데이터시트(PDF) 11 Page - Analog Devices

부품명 AD8391
상세설명  xDSL Line Driver 3 V to 12 V with Power-Down
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD8391 데이터시트(HTML) 11 Page - Analog Devices

Back Button AD8391 Datasheet HTML 7Page - Analog Devices AD8391 Datasheet HTML 8Page - Analog Devices AD8391 Datasheet HTML 9Page - Analog Devices AD8391 Datasheet HTML 10Page - Analog Devices AD8391 Datasheet HTML 11Page - Analog Devices AD8391 Datasheet HTML 12Page - Analog Devices AD8391 Datasheet HTML 13Page - Analog Devices AD8391 Datasheet HTML 14Page - Analog Devices AD8391 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
REV. 0
AD8391
–11–
Power-Down Feature
A three-state power-down function is available via the PWDN pin.
It allows the user to select among three operating conditions: full on,
standby, or shutdown. The –VS pin is the logic reference for the
PWDN function. The full shutdown state is maintained when the
PWDN is at 0.8 V or less above –VS. In shutdown the AD8391 will
draw only 4 mA. If the PWDN pin floats, the AD8391 operates in
a standby mode with low impedance outputs and draws approxi-
mately 10 mA.
Power Supply and Decoupling
The AD8391 can be powered with a good quality (i.e., low-noise)
supply anywhere in the range from 3 V to 12 V. The AD8391
can also operate on dual supplies, from
±1.5 V to ±6 V. In order
to optimize the ADSL upstream drive capability of +13 dBm and
maintain the best Spurious Free Dynamic Range (SFDR), the
AD8391 circuit should be powered with a well-regulated supply.
Careful attention must be paid to decoupling the power supply.
High-quality capacitors with low equivalent series resistance
(ESR) such as multilayer ceramic capacitors (MLCCs) should
be used to minimize supply voltage ripple and power dissipation.
In addition, 0.1
µF MLCC decoupling capacitors should be located
no more than 1⁄8 inch away from each of the power supply pins.
A large, usually tantalum, 10
µF capacitor is required to provide
good decoupling for lower frequency signals and to supply current
for fast, large signal changes at the AD8391 outputs.
Bypassing capacitors should be laid out in such a manner to keep
return currents away from the inputs of the amplifiers. This will
minimize any voltage drops that can develop due to ground cur-
rents flowing through the ground plane. A large ground plane
will also provide a low impedance path for the return currents.
The VMID pin should also be decoupled to ground by using a 0.1
µF
ceramic capacitor. This will help prevent any high frequency
components from finding their way to the noninverting inputs of
the amplifiers.
Design Considerations
There are some unique considerations that must be taken into
account when designing with the AD8391. The VMID pin is internally
biased by two 5 k
Ω resistors forming a voltage divider between
VCC and ground. These resistors will contribute approximately
6.3 nV/
√Hz of input-referred (RTI) noise. This noise source is
common mode and will not contribute to the output noise when
the AD8391 is used differentially. In a single-supply system,
this is unavoidable. In a dual-supply system, VMID can be connected
directly to ground, eliminating this source of noise.
When VMID is left floating, a change in the power supply voltage
(
∆V) will result in a change of one-half ∆V at the V
MID pin. If
the amplifiers’ inverting inputs are ac-coupled, one-half
∆V will
appear at the output, resulting in a PSRR of –6 dB. If the inputs
are dc-coupled,
∆V × (1 + R
f /Rg) will appear at the outputs.
Power Dissipation
It is important to consider the total power dissipation of the
AD8391 to size the heat sink area of an application properly.
Figure 5 is a simple representation of a differential driver. With
some simplifying assumptions the total power dissipated in this
circuit can be estimated. If the output current is large compared to
the quiescent current, computing the dissipation in the output
devices and adding it to the quiescent power dissipation will give
a close approximation of the total power dissipation in the pack-
age. A factor
α corrects for the slight error due to the Class A/B
operation of the output stage. The value of
α depends on what
portion of the quiescent current is in the output stage and varies
from 0 to 1. For the AD8391,
α
0.72.
+VS
–VS
+VO
+VS
–VS
–VO
RL
Figure 5. Simplified Differential Driver
Remembering that each output device only dissipates power for
half the time gives a simple integral that computes the power for
each device:
1
2
2
×
(
)
VV
V
R
SO
O
L
The total supply power can then be computed as:
PV
V
V
R
IV
TOT
S
O
O
L
QS
=
− ∫
()×+
4
1
2
2
||
α
In this differential driver, VO is the voltage at the output of one
amplifier, so 2 VO is the voltage across RL. RL is the total imped-
ance seen by the differential driver, including any back termination.
Now, with two observations the integrals are easily evaluated.
First, the integral of VO
2 is simply the square of the rms value of
VO. Second, the integral of |VO| is equal to the average rectified
value of VO, sometimes called the mean average deviation, or
MAD. It can be shown that for a DMT signal, the MAD value
is equal to 0.8 times the rms value:
P
V rms V
V rms
R
IV
TOT
O
S
O
L
QS
+
40 8
1
2
2
(.
)
α
For the AD8391 operating on a single 12 V supply and delivering
a total of 16 dBm (13 dBm to the line and 3 dBm to account for
the matching network) into 50
Ω (100 Ω reflected back through
a 1:2 transformer plus back termination), the dissipated power
is 395 mW.


유사한 부품 번호 - AD8391

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD8391 AD-AD8391_15 Datasheet
263Kb / 20P
   xDSL Line Driver 3 V to 12 V with Power-Down
REV. A
More results

유사한 설명 - AD8391

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD8391 AD-AD8391_15 Datasheet
263Kb / 20P
   xDSL Line Driver 3 V to 12 V with Power-Down
REV. A
logo
STMicroelectronics
STLC60133 STMICROELECTRONICS-STLC60133 Datasheet
91Kb / 9P
   XDSL LINE DRIVER
logo
Texas Instruments
TLV5614-EP TI-TLV5614-EP_15 Datasheet
1Mb / 33P
[Old version datasheet]   2.7-V TO 5.5-V 12-BIT 3-US QUADRUPLE DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN
TLV5614 TI-TLV5614 Datasheet
369Kb / 27P
[Old version datasheet]   2.7-V TO 5.5-V 12-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN
logo
Intersil Corporation
ISL1557IRZ INTERSIL-ISL1557IRZ Datasheet
110Kb / 2P
   xDSL Differential Line Driver
February 26, 2008
logo
Renesas Technology Corp
ISL1557 RENESAS-ISL1557 Datasheet
868Kb / 12P
   xDSL Differential Line Driver
logo
Intersil Corporation
ISL1556 INTERSIL-ISL1556 Datasheet
31Kb / 2P
   xDSL Differential Line Driver
EL1517B INTERSIL-EL1517B Datasheet
31Kb / 2P
   xDSL Differential Line Driver
ISL1558 INTERSIL-ISL1558 Datasheet
31Kb / 2P
   xDSL Differential Line Driver
ISL1557 INTERSIL-ISL1557_08 Datasheet
31Kb / 2P
   xDSL Differential Line Driver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com