전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD5451 데이터시트(PDF) 5 Page - Analog Devices

부품명 AD5451
상세설명  Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD5451 데이터시트(HTML) 5 Page - Analog Devices

  AD5451 Datasheet HTML 1Page - Analog Devices AD5451 Datasheet HTML 2Page - Analog Devices AD5451 Datasheet HTML 3Page - Analog Devices AD5451 Datasheet HTML 4Page - Analog Devices AD5451 Datasheet HTML 5Page - Analog Devices AD5451 Datasheet HTML 6Page - Analog Devices AD5451 Datasheet HTML 7Page - Analog Devices AD5451 Datasheet HTML 8Page - Analog Devices AD5451 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 32 page
background image
AD5429/AD5439/AD5449
Rev. 0 | Page 5 of 32
TIMING CHARACTERISTICS
VDD = 2.5 V to 5.5 V, VREF = 5 V, IOUT2 = 0 V. All specifications TMIN to TMAX, unless otherwise noted.
See Figure 2 and Figure 3. Temperature range for Y version is −40°C to +125°C. Guaranteed by design and characterization, not subject to
production test. All input signals are specified with tr = tf = ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.
Table 2.
Parameter
Limit at TMIN, TMAX
Unit
Conditions/Comments1
fSCLK
50
MHz max
Max clock frequency
t1
20
ns min
SCLK cycle time
t2
8
ns min
SCLK high time
t3
8
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t5
5
ns min
Data setup time
t6
4
ns min
Data hold time
t7
5
ns min
SYNC rising edge to SCLK falling edge
t8
30
ns min
Minimum SYNC high time
t9
0
ns min
SCLK falling edge to LDAC falling edge
t10
12
ns min
LDAC pulse width
t11
10
ns min
SCLK falling edge to LDAC rising edge
t122
25
ns min
SCLK active edge to SDO valid, strong SDO driver
60
ns min
SCLK active edge to SDO valid, weak SDO driver
1 Falling or rising edge as determined by the control bits of the serial word. Strong or weak SDO driver selected via the control register.
2 Daisy-chain and readback modes cannot operate at maximum clock frequency. SDO timing specifications are measured with a load circuit, as shown in Figure 4.


유사한 부품 번호 - AD5451

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD5451 AD-AD5451 Datasheet
125Kb / 16P
   8/10/12/14-Bit High Bandwidth Multiplying DACs with Serial Interface
REV. PrD Oct, 2003
AD5451 AD-AD5451 Datasheet
584Kb / 20P
   8-Bit, High Speed, Multiplying D/A Converter (Universal Digital Logic Interface)
REV. C
AD5451 AD-AD5451 Datasheet
753Kb / 25P
   Dual 12-Bit, High Bandwidth, Multiplying DAC with 4-Quadrant Resistors and Parallel Interface
REV. B
AD5451 AD-AD5451 Datasheet
405Kb / 20P
   Dual-Current Output, Parallel Input, 16 /14-Bit Multiplying DACs with 4-Quadrant Resistors
Rev. D
AD5451 AD-AD5451 Datasheet
405Kb / 20P
   Dual-Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with 4-Quadrant Resistors
REV. D
More results

유사한 설명 - AD5451

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD5449YRUZ AD-AD5449YRUZ Datasheet
619Kb / 32P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
REV. C
AD5429 AD-AD5429_13 Datasheet
717Kb / 28P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5449 AD-AD5449_15 Datasheet
939Kb / 29P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5429 AD-AD5429_15 Datasheet
939Kb / 29P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5439 AD-AD5439_15 Datasheet
939Kb / 29P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5432 AD-AD5432_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5443 AD-AD5443_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5426 AD-AD5426_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5426 AD-AD5426 Datasheet
553Kb / 24P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
REV. 0
AD5426 AD-AD5426_13 Datasheet
754Kb / 24P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com