전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CDC913DW 데이터시트(PDF) 1 Page - Texas Instruments

부품명 CDC913DW
상세설명  PC MOTHERBOARD CLOCK GENERATOR WITH DUAL 1-TO-4 BUFFERS AND 3-STATE OUTPUTS
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

CDC913DW 데이터시트(HTML) 1 Page - Texas Instruments

  CDC913DW Datasheet HTML 1Page - Texas Instruments CDC913DW Datasheet HTML 2Page - Texas Instruments CDC913DW Datasheet HTML 3Page - Texas Instruments CDC913DW Datasheet HTML 4Page - Texas Instruments CDC913DW Datasheet HTML 5Page - Texas Instruments CDC913DW Datasheet HTML 6Page - Texas Instruments CDC913DW Datasheet HTML 7Page - Texas Instruments CDC913DW Datasheet HTML 8Page - Texas Instruments CDC913DW Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 10 page
background image
CDC913
PC MOTHERBOARD CLOCK GENERATOR
WITH DUAL 1-TO-4 BUFFERS AND 3-STATE OUTPUTS
SCAS502C – APRIL 1995 – REVISED MAY 1996
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Generates Programmable CPU Clock
Output (50 MHz, 60 MHz, or 66 MHz)
D Generates 33-MHz Clock for Asynchronous
PCI
D One 14.318-MHz Reference Clock Output
D All Output Clock Frequencies Derived From
a Single 14.31818-MHz Crystal Input
D LVTTL-Compatible Inputs and Outputs
D Internal Loop Filters for Phase-Lock Loops
Eliminate the Need for External
Components
D Operates at 3.3-V VCC
D Package Options Include Plastic
Small-Outline (DW) and Shrink
Small-Outline (DB) Packages
description
The CDC913 is a high-performance clock generator with integrated dual 1-to-4 buffers, which simplifies clock
system design for PC motherboards. The CDC913 consists of a crystal oscillator, two phase-locked loops (PLL),
and two 1-to-4 buffers. The CDC913 generates all frequencies using a single 14.318-MHz crystal.
The CPUCLK output is programmable to one of three frequencies (50 MHz, 60 MHz, or 66 MHz) via the SEL0
and SEL1 inputs. PCICLK outputs a 33-MHz clock, independent of the CPUCLK frequency. REFCLK provides
a buffered copy of the 14.318-MHz reference. The oscillator and PLLs in the CDC913 are bypassed when in
the TEST mode, i.e., SEL1 = SEL0 = H. When in the TEST mode, a test clock can be driven over the X1 input
and buffered out from the PCICLK, CPUCLK, and REFCLK outputs.
Outputs 1Yn and 2Yn are 3-state outputs and are enabled via OE. When OE is high, the outputs are in the
high-impedance state. When OE is low, the outputs are enabled.
Since the CDC913 is based on PLL circuitry, it requires a stabilization time to achieve phase lock of the PLL.
This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal
at the X1 input, and following any changes to the SELn inputs.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
X1
X2
AGND
VCC
1Y1
1Y2
1Y3
1Y4
GND
1A
CPUCLK
SEL0
AVCC
REFCLK
OE
VCC
2Y1
2Y2
2Y3
2Y4
GND
2A
PCICLK
SEL1
DB OR DW PACKAGE
(TOP VIEW)
Copyright
© 1996, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


유사한 부품 번호 - CDC913DW

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CDC9171 TI1-CDC9171 Datasheet
79Kb / 5P
[Old version datasheet]   DVD SYSTEM CLOCK SYNTHESIZER
CDC9171DBLE TI1-CDC9171DBLE Datasheet
79Kb / 5P
[Old version datasheet]   DVD SYSTEM CLOCK SYNTHESIZER
More results

유사한 설명 - CDC913DW

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CDC9841 TI-CDC9841 Datasheet
135Kb / 9P
[Old version datasheet]   PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS
CDC9843 TI-CDC9843 Datasheet
124Kb / 8P
[Old version datasheet]   PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS
CDC208 TI-CDC208 Datasheet
160Kb / 10P
[Old version datasheet]   DUAL 1-LINE TO 4-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC208_15 TI-CDC208_15_15 Datasheet
826Kb / 16P
[Old version datasheet]   DUAL 1-LINE TO 4-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC208 TI1-CDC208_16 Datasheet
1Mb / 18P
[Old version datasheet]   DUAL 1-LINE TO 4-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC209 TI1-CDC209 Datasheet
190Kb / 11P
[Old version datasheet]   DUAL 1-LINE TO 4-LINE CLOCK DRIVERS WITH 3-STATE OUTPUTS
SNJ54HC240 TI-SNJ54HC240 Datasheet
491Kb / 15P
[Old version datasheet]   OCTAL BUFFERS AND DRIVERS WITH 3-STATE OUTPUTS
SN54ALS1244A TI-SN54ALS1244A Datasheet
358Kb / 11P
[Old version datasheet]   OCTAL BUFFERS AND DRIVERS WITH 3-STATE OUTPUTS
SN54LS465 TI-SN54LS465 Datasheet
180Kb / 9P
[Old version datasheet]   OCTAL BUFFERS WITH 3-STATE OUTPUTS
logo
NXP Semiconductors
HEF40244B_CNV PHILIPS-HEF40244B_CNV_15 Datasheet
77Kb / 6P
   Octal buffers with 3-state outputs
January 1995
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com