전자부품 데이터시트 검색엔진 |
|
GD5F2GQ4RFZIS 데이터시트(PDF) 14 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
GD5F2GQ4RFZIS 데이터시트(HTML) 14 Page - GigaDevice Semiconductor (Beijing) Inc. |
14 / 57 page SPI(x1/x2/x4) NAND Flash 2G 14 7 WRITE OPERATIONS 7.1 Write Enable (WREN) (06H) The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to following operations that change the contents of the memory array: • Page program • OTP program/OTP protection • Block erase The WEL bit can be cleared after a reset command. Figure7-1. Write Enable Sequence Diagram Command 0 1 2 3 4 5 6 7 06H CS# SCLK SI SO High-Z 7.2 Write Disable (WRDI) (04H) The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The WEL bit is also reset by following condition: • Page program • OTP program/OTP protection • Block erase Figure7-2. Write Disable Sequence Diagram Command 0 1 2 3 4 5 6 7 04H CS# SCLK SI SO High-Z |
유사한 부품 번호 - GD5F2GQ4RFZIS |
|
유사한 설명 - GD5F2GQ4RFZIS |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |