M30L0R8000T0 datasheet(13/83 Pages) STMICROELECTRONICS

부품명	M30L0R8000T0

상세설명	256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory

Download	83 Pages

Scroll/Zoom	100%

제조업체	STMICROELECTRONICS [STMicroelectronics]

홈페이지	http://www.st.com

Logo

13 / 83 page

13/83

M30L0R8000T0, M30L0R8000B0

BUS OPERATIONS

There are six standard bus operations that control

the device. These are Bus Read, Bus Write, Ad-

dress Latch, Output Disable, Standby and Reset.

See Table 3., Bus Operations, for a summary.

Typically glitches of less than 5ns on Chip Enable

or Write Enable are ignored by the memory and do

not affect Bus Write operations.

Bus Read. Bus Read operations are used to out-

put the contents of the Memory Array, the Elec-

tronic Signature, the Status Register and the

Common Flash Interface. Both Chip Enable and

Output Enable must be at VIL in order to perform a

read operation. The Chip Enable input should be

used to enable the device. Output Enable should

be used to gate data onto the output. The data

read depends on the previous command written to

the memory (see Command Interface section).

See Figures 10, 11, 12 and 13 Read AC Wave-

forms, and Tables 23 and 24 Read AC Character-

istics, for details of when the output becomes

valid.

Bus Write. Bus Write operations write Com-

mands to the memory or latch Input Data to be

programmed. A bus write operation is initiated

when Chip Enable and Write Enable are at VIL with

Output Enable at VIH. Commands, Input Data and

Addresses are latched on the rising edge of Write

Enable or Chip Enable, whichever occurs first. The

addresses can also be latched prior to the write

operation by toggling Latch Enable. In this case

the Latch Enable should be tied to VIH during the

bus write operation.

See Figures 16 and 17, Write AC Waveforms, and

Tables 25 and 26, Write AC Characteristics, for

details of the timing requirements.

Address Latch. Address latch operations input

valid addresses. Both Chip enable and Latch En-

able must be at VIL during address latch opera-

tions. The addresses are latched on the rising

edge of Latch Enable.

Output Disable. The outputs are high imped-

ance when the Output Enable is at VIH.

Standby. Standby disables most of the internal

circuitry allowing a substantial reduction of the cur-

rent consumption. The memory is in standby when

Chip Enable and Reset are at VIH. The power con-

sumption is reduced to the standby level IDD3 and

the outputs are set to high impedance, indepen-

dently from the Output Enable or Write Enable in-

puts. If Chip Enable switches to VIH during a

program or erase operation, the device enters

Standby mode when finished.

Reset. During Reset mode the memory is dese-

lected and the outputs are high impedance. The

memory is in Reset mode when Reset is at VIL.

The power consumption is reduced to the Reset

level, independently from the Chip Enable, Output

Enable or Write Enable inputs. If Reset is pulled to

VSS during a Program or Erase, this operation is

aborted and the memory content is no longer valid.

Table 3. Bus Operations

Note: 1. X = Don't care.

2. L can be tied to VIH if the valid address has been previously latched.

3. Depends on G.

4. WAIT signal polarity is configured using the Set Configuration Register command.

Operation

E

G

W

L

RP

WAIT(4)

DQ15-DQ0

Bus Read

VIL

VIH

VIL

(2)

VIH

Data Output

Bus Write

VIL

VIH

VIL

(2)

VIH

Data Input

Address Latch

VIL

X

VIH

VIL

VIH

Data Output or Hi-Z (3)

Output Disable

VIL

VIH

X

VIH

Hi-Z

Standby

VIH

XX

X

VIH

Hi-Z

Reset

X

VIL

Hi-Z

유사한 부품 번호 - M30L0R8000T0

제조업체	부품명	데이터시트	상세설명
STMicroelectronics	M30L0R7000B0	1Mb / 83P	128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory
	M30L0R7000B0ZAQ	1Mb / 83P	128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory
	M30L0R7000B0ZAQE	1Mb / 83P	128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory
	M30L0R7000B0ZAQF	1Mb / 83P	128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory
	M30L0R7000B0ZAQT	1Mb / 83P	128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory

More results

유사한 설명 - M30L0R8000T0

제조업체	부품명	데이터시트	상세설명
STMicroelectronics	M30L0R7000B0	1Mb / 83P	128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory
	M58LR128FT	537Kb / 82P	128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
	M58LR128GT	1Mb / 84P	128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
	M36L0R8060T0	358Kb / 18P	256 Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory 64 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package
	M58WR064FT	573Kb / 87P	64 Mbit (4Mb x16, Multiple Bank, Burst) 1.8V Supply Flash Memory
Numonyx B.V	M39P0R9080E0	464Kb / 23P	512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 256 Mbit Low Power SDRAM, 1.8V Supply, Multi-Chip Package
STMicroelectronics	M36P0R9070E0	200Kb / 26P	512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 128 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package
	M36P0R9060E0	203Kb / 23P	512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash memory 64 Mbit (Burst) PSRAM, 1.8V supply, Multi-Chip Package
	M36P0R9070E0	214Kb / 23P	512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash memory 128 Mbit (Burst) PSRAM, 1.8V supply, Multi-Chip Package
Numonyx B.V	M36P0R9060E0	459Kb / 23P	512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash memory 64 Mbit (Burst) PSRAM, 1.8V supply, Multi-Chip Package

More results

M30L0R8000T0 데이터시트(PDF) 13 Page - STMicroelectronics

M30L0R8000T0 데이터시트(HTML) 13 Page - STMicroelectronics

유사한 부품 번호 - M30L0R8000T0

유사한 설명 - M30L0R8000T0

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

데이터시트 다운로드

링크 URL