전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M30L0R8000T0 데이터시트(PDF) 16 Page - STMicroelectronics

부품명 M30L0R8000T0
상세설명  256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
Download  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M30L0R8000T0 데이터시트(HTML) 16 Page - STMicroelectronics

Back Button M30L0R8000T0 Datasheet HTML 12Page - STMicroelectronics M30L0R8000T0 Datasheet HTML 13Page - STMicroelectronics M30L0R8000T0 Datasheet HTML 14Page - STMicroelectronics M30L0R8000T0 Datasheet HTML 15Page - STMicroelectronics M30L0R8000T0 Datasheet HTML 16Page - STMicroelectronics M30L0R8000T0 Datasheet HTML 17Page - STMicroelectronics M30L0R8000T0 Datasheet HTML 18Page - STMicroelectronics M30L0R8000T0 Datasheet HTML 19Page - STMicroelectronics M30L0R8000T0 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 83 page
background image
M30L0R8000T0, M30L0R8000B0
16/83
teed when the Block Erase operation is aborted,
the block must be erased again.
Refer to Dual Operations section for detailed infor-
mation about simultaneous operations allowed in
banks not being erased.
Typical
Erase
times
are
given
in
Table
17., Program/Erase Times and Endurance Cy-
cles.
See APPENDIX C., Figure 23., Block Erase Flow-
chart and Pseudo Code, for a suggested flowchart
for using the Block Erase command.
Program Command
The program command is used to program a sin-
gle Word to the memory array.
If the block is protected, the program operation will
abort, the data in the block will not be changed and
the Status Register will output the error.
Two Bus Write cycles are required to issue the
Program Command.
The first bus cycle sets up the Program
command.
The second latches the address and data to
be programmed and starts the Program/Erase
Controller.
Once the programming has started, read opera-
tions in the bank being programmed output the
Status Register content.
During a Program operation, the bank containing
the Word being programmed will only accept the
Read Array, Read Status Register, Read Electron-
ic Signature, Read CFI Query and the Program/
Erase Suspend command, all other commands
will be ignored. A Read Array command is re-
quired to return the bank to Read Array mode.
Refer to Dual Operations section for detailed infor-
mation about simultaneous operations allowed in
banks not being programmed.
Typical
Program times
are
given
in
Table
17., Program/Erase Times and Endurance Cy-
cles.
The Program operation aborts if Reset, RP, goes
to VIL. As data integrity cannot be guaranteed
when the Program operation is aborted, the Word
must be reprogrammed.
See APPENDIX C., Figure 20., Program Flow-
chart and Pseudo Code, for the flowchart for using
the Program command.
Buffer Program Command
The Buffer Program Command makes use of the
device’s 32-Word Write Buffer to speed up pro-
gramming. Up to 32 Words can be loaded into the
Write Buffer. The Buffer Program command dra-
matically reduces in-system programming time
compared to the standard non-buffered Program
command.
If the block is protected, the Buffer Program oper-
ation will abort, the data in the block will not be
changed and the Status Register will output the er-
ror.
Four successive steps are required to issue the
Buffer Program command.
1.
The first Bus Write cycle sets up the Buffer
Program command. The setup code can be
addressed to any location within the targeted
block.
After the first Bus Write cycle, read operations in
the bank will output the contents of the Status
Register. Status Register bit SR7 should be read
to check that the buffer is available (SR7 = 1). If
the buffer is not available (SR7 = 0), re-issue the
Buffer Program command to update the Status
Register contents.
2.
The second Bus Write cycle sets up the
number of Words to be programmed. Value n
is written to the same block address, where
n+1 is the number of Words to be
programmed.
3.
Use n+1 Bus Write cycles to load the address
and data for each Word into the Write Buffer.
Addresses must lie within the range from the
start address to the start address + n.
Optimum performance is obtained when the
start address corresponds to a 32 Word
boundary. If the start address is not aligned to
a 32 word boundary, the total programming
time is doubled
4.
The final Bus Write cycle confirms the Buffer
Program command and starts the program
operation.
All the addresses used in the Buffer Program op-
eration must lie within the same block.
Invalid address combinations or failing to follow
the correct sequence of Bus Write cycles will set
an error in the Status Register and abort the oper-
ation without affecting the data in the memory ar-
ray.
If the Status Register bits SR4 and SR5 are set to
'1', the Buffer Program Command is not accepted.
Clear the Status Register before re-issuing the
command.
During Buffer Program operations the bank being
programmed will only accept the Read Array,
Read Status Register, Read Electronic Signature,
Read CFI Query and the Program/Erase Suspend
command, all other commands will be ignored.
Refer to Dual Operations section for detailed infor-
mation about simultaneous operations allowed in
banks not being programmed.


유사한 부품 번호 - M30L0R8000T0

제조업체부품명데이터시트상세설명
logo
STMicroelectronics
M30L0R7000B0 STMICROELECTRONICS-M30L0R7000B0 Datasheet
1Mb / 83P
   128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory
M30L0R7000B0ZAQ STMICROELECTRONICS-M30L0R7000B0ZAQ Datasheet
1Mb / 83P
   128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory
M30L0R7000B0ZAQE STMICROELECTRONICS-M30L0R7000B0ZAQE Datasheet
1Mb / 83P
   128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory
M30L0R7000B0ZAQF STMICROELECTRONICS-M30L0R7000B0ZAQF Datasheet
1Mb / 83P
   128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory
M30L0R7000B0ZAQT STMICROELECTRONICS-M30L0R7000B0ZAQT Datasheet
1Mb / 83P
   128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory
More results

유사한 설명 - M30L0R8000T0

제조업체부품명데이터시트상세설명
logo
STMicroelectronics
M30L0R7000B0 STMICROELECTRONICS-M30L0R7000B0 Datasheet
1Mb / 83P
   128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst), 1.8V Supply Flash Memory
M58LR128FT STMICROELECTRONICS-M58LR128FT Datasheet
537Kb / 82P
   128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M58LR128GT STMICROELECTRONICS-M58LR128GT Datasheet
1Mb / 84P
   128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M36L0R8060T0 STMICROELECTRONICS-M36L0R8060T0 Datasheet
358Kb / 18P
   256 Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory 64 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package
M58WR064FT STMICROELECTRONICS-M58WR064FT Datasheet
573Kb / 87P
   64 Mbit (4Mb x16, Multiple Bank, Burst) 1.8V Supply Flash Memory
logo
Numonyx B.V
M39P0R9080E0 NUMONYX-M39P0R9080E0 Datasheet
464Kb / 23P
   512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 256 Mbit Low Power SDRAM, 1.8V Supply, Multi-Chip Package
logo
STMicroelectronics
M36P0R9070E0 STMICROELECTRONICS-M36P0R9070E0 Datasheet
200Kb / 26P
   512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 128 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package
M36P0R9060E0 STMICROELECTRONICS-M36P0R9060E0 Datasheet
203Kb / 23P
   512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash memory 64 Mbit (Burst) PSRAM, 1.8V supply, Multi-Chip Package
M36P0R9070E0 STMICROELECTRONICS-M36P0R9070E0_06 Datasheet
214Kb / 23P
   512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash memory 128 Mbit (Burst) PSRAM, 1.8V supply, Multi-Chip Package
logo
Numonyx B.V
M36P0R9060E0 NUMONYX-M36P0R9060E0 Datasheet
459Kb / 23P
   512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash memory 64 Mbit (Burst) PSRAM, 1.8V supply, Multi-Chip Package
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com