전자부품 데이터시트 검색엔진 |
|
KMM372C803CS 데이터시트(PDF) 7 Page - Samsung semiconductor |
|
KMM372C803CS 데이터시트(HTML) 7 Page - Samsung semiconductor |
7 / 20 page DRAM MODULE KMM372C80(8)3CK/CS NOTES An initial pause of 200us is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved. Input voltage levels are Vih/Vil. VIH(min) and VIL(max) are ref- erence levels for measuring timing of input signals. Transi- tion times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs. Measured with a load equivalent to 2 TTL loads and 100pF. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC. Assumes that tRCD ≥tRCD(max). This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL. tWCS, tRWD, tCWD, tAWD and tCPWD are not restrictive operat- ing parameter. They are included in the data sheet as electri- cal characteristics only. If tWCS ≥tWCS(min) the cycle is an early write cycle and the data out pin will remain high imped- ance for the duration of the cycle. If tRWD ≥tRWD(min), tCWD ≥tCWD(min), tAWD≥tAWD(min) and tCPWD≥tCPWD(min). The cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of data out(at access time) is indeterminate. Either tRCH or tRRH must be satisfied for a read cycle. These parameters are referenced to the CAS leading edge in early write cycles. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA. The timing skew from the DRAM to the DIMM resulted from the addition of buffers. 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. AC CHARACTERISTICS (0 °C≤TA≤70°C, VCC=5.0V±10%. See notes 1,2.) Parameter Symbol -5 -6 Unit Note Min Max Min Max CAS setup time(CAS-before-RAS refresh) tCSR 10 10 ns 11 CAS hold time(CAS-before-RAS refresh) tCHR 8 8 ns 11 RAS to CAS precharge time tRPC 3 3 ns 11 Access time from CAS precharge tCPA 35 40 ns 3,11 Fast page mode cycle time tPC 35 40 ns Fast page mode read-modify-write cycle time tPRWC 76 85 ns CAS precharge time(Fast page cycle) tCP 10 10 ns RAS pulse width(Fast page cycle) tRASP 50 200K 60 200K ns RAS hold time from CAS precharge tRHCP 35 40 ns 11 W to RAS precharge time(C-B-R refresh) tWRP 15 15 ns 11 W to RAS hold time(C-B-R refresh) tWRH 8 8 ns 11 OE access time tOEA 18 20 ns 11 OE to data delay tOED 18 20 ns 11 Output buffer turn off delay time from OE tOEZ 5 18 5 20 ns 11 OE command hold time tOEH 13 15 ns PDE to Valid PD bit tPD 10 10 ns PDE to PD bit Inactive tPDOFF 2 7 2 7 ns Present Detect Read Cycle |
유사한 부품 번호 - KMM372C803CS |
|
유사한 설명 - KMM372C803CS |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |