전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM79Q02 데이터시트(PDF) 9 Page - List of Unclassifed Manufacturers

부품명 AM79Q02
상세설명  Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices
Download  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC1 [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC1 - List of Unclassifed Manufacturers

AM79Q02 데이터시트(HTML) 9 Page - List of Unclassifed Manufacturers

Back Button AM79Q02 Datasheet HTML 5Page - List of Unclassifed Manufacturers AM79Q02 Datasheet HTML 6Page - List of Unclassifed Manufacturers AM79Q02 Datasheet HTML 7Page - List of Unclassifed Manufacturers AM79Q02 Datasheet HTML 8Page - List of Unclassifed Manufacturers AM79Q02 Datasheet HTML 9Page - List of Unclassifed Manufacturers AM79Q02 Datasheet HTML 10Page - List of Unclassifed Manufacturers AM79Q02 Datasheet HTML 11Page - List of Unclassifed Manufacturers AM79Q02 Datasheet HTML 12Page - List of Unclassifed Manufacturers AM79Q02 Datasheet HTML 13Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 68 page
background image
SLAC Products
9
DCLK
Input
Data Clock. The Data Clock input shifts data into and out of the microprocessor interface of
the QSLAC device. The maximum clock rate is 4.096 MHz.
DIO
Input/Output
Data. Control data is serially written into and read out of the QSLAC device via the DIO pin,
with the most significant bit first. The Data Clock determines the data rate. DIO is high im-
pedance except when data is being transmitted from the QSLAC device.
DRA/DRB
Inputs
PCM Data Receive A/B. The PCM data for channels 1, 2, 3, and 4 is serially received on either
the DRA or DRB port during user-programmed time slots. Data is always received with the
most significant bit first. For compressed signals, 1 byte of data for each channel is received
every 125 µs at the PCLK rate. In the Linear state, two consecutive bytes of data for each
channel are received every 125 µs at the PCLK rate. DRB is not available on all package types.
DXA/DXB
Outputs
PCM Data Transmit. The transmit data from channels 1, 2, 3, and 4 is sent serially out on
either the DXA or DXB port or both ports during user-programmed time slots. Data is always
transmitted with the most significant bit first. The output is available every 125 µs and the
data is shifted out in 8-bit (16-bit in Linear or PCM Signaling state) bursts at the PCLK rate.
DXA and DXB are High impedance between time slots, while the device is in the Inactive
state with no PCM signaling, or while the Cutoff Transmit Path bit (CTP) is on. DXB is not
available on all package types.
FS
Input
Frame Sync. The Frame Sync pulse is an 8 kHz signal that identifies Time Slot 0, Clock Slot
0 of a system’s PCM frame. The QSLAC device references individual time slots with respect
to this input, which must be synchronized to PCLK.
INT
Output
Interrupt. INT is an active Low output signal which is programmable as either TTL compati-
ble or open drain. The
INT output goes Low any time one of the input bits in the Real Time
Data register changes state and is not masked. It also goes Low any time new transmit data
appears if this interrupt is armed.
INT remains Low until the appropriate register is read via
the microprocessor interface, or the QSLAC device receives either a software or hardware
reset. The individual CDxy bits in the Real Time Data register can be masked from causing
an interrupt by using Command 26 of the MPI. The transmit data interrupt must be armed
with a bit in the Operating Conditions register.
MCLK/E1
Input/Output
Master Clock (Input)/Enable CD1 Multiplex (Output). The Master Clock can be a 1.536 MHz,
1.544 MHz, or 2.048 MHz (times 1, 2, or 4) clock for use by the digital signal processor. If the
internal clock is derived from the PCM Clock Input (PCLK), this pin can be used as an E1 out-
put to control Legerity SLICs having multiplexed hookswitch and ground-key detector out-
puts.
PCLK
Input
PCM Clock. The PCM clock determines the rate at which PCM data is serially shifted into or
out of the PCM ports. PCLK is an integer multiple of the frame sync frequency. The maxi-
mum clock frequency is 8.192 MHz and the minimum clock frequency is 128 kHz for dual
PCM highway versions and 256 kHz for single PCM highway versions. The minimum clock
rate must be doubled if Linear state or PCM signaling is used. PCLK frequencies between
1.03 MHz and 1.53 MHz are not allowed. Optionally, the digital signal processor clock can
be derived from PCLK rather than MCLK.
RST
Input
Reset. A logic Low signal at this pin resets the QSLAC device to its default state. The RST
pin may be tied to VCCD if it is not needed in the system.
TSCA,
TSCB
Outputs
Time Slot Control. The Time Slot Control outputs are open drain outputs (requiring pull-up
resistors to VCCD) and are normally inactive (High impedance).
TSCA or TSCB is active
(Low) when PCM data is transmitted on the DXA or DXB pin respectively.
VIN1–VIN4
Inputs
Analog. The analog voice band signal is applied to the VIN input of the QSLAC device. The
VIN input is biased at VREF by a large internal resistor. The audio signal is sampled, digitally
processed and encoded, and then made available at the TTL-compatible PCM output (DXA
or DXB). If the digitizer saturates in the positive or negative direction, VIN is pulled by a re-
duced resistance toward AGND or VCCD, respectively. VIN1 is the input for channel 1, VIN2
is the input for channel 2, VIN3 is the input for channel 3, and VIN4 is the input for channel 4.
Pin Names
Type
Description


유사한 부품 번호 - AM79Q02

제조업체부품명데이터시트상세설명
logo
List of Unclassifed Man...
AM79Q4457 ETC1-AM79Q4457 Datasheet
661Kb / 44P
   Quad Subscriber Line Audio Processing Circuit-Non-Programmable (QSLAC-NP) Devices
AM79Q4457J ETC1-AM79Q4457J Datasheet
661Kb / 44P
   Quad Subscriber Line Audio Processing Circuit-Non-Programmable (QSLAC-NP) Devices
AM79Q4457JC ETC1-AM79Q4457JC Datasheet
661Kb / 44P
   Quad Subscriber Line Audio Processing Circuit-Non-Programmable (QSLAC-NP) Devices
AM79Q4457V ETC1-AM79Q4457V Datasheet
661Kb / 44P
   Quad Subscriber Line Audio Processing Circuit-Non-Programmable (QSLAC-NP) Devices
AM79Q4457VC ETC1-AM79Q4457VC Datasheet
661Kb / 44P
   Quad Subscriber Line Audio Processing Circuit-Non-Programmable (QSLAC-NP) Devices
More results

유사한 설명 - AM79Q02

제조업체부품명데이터시트상세설명
logo
List of Unclassifed Man...
AM79Q4457 ETC1-AM79Q4457 Datasheet
661Kb / 44P
   Quad Subscriber Line Audio Processing Circuit-Non-Programmable (QSLAC-NP) Devices
logo
Advanced Micro Devices
AM79C03 AMD-AM79C03 Datasheet
723Kb / 48P
   Dual Subscriber Line Audio Processing Circuit (DSLAC) Devices
AM7905A AMD-AM7905A Datasheet
1Mb / 33P
   Subscriber Line Audio-Processing Circuit(SLAC)Device
AM79D2251 AMD-AM79D2251 Datasheet
410Kb / 35P
   Dual Intelligent Subscriber Line Audio-Processing Circuit (ISLAC)
logo
Ericsson
PBL38620-2 ERICSSON-PBL38620-2 Datasheet
135Kb / 16P
   Subscriber Line Interface Circuit
PBL3764 ERICSSON-PBL3764 Datasheet
1Mb / 17P
   SUBSCRIBER LINE INTERFACE CIRCUIT
logo
Infineon Technologies A...
PBL38620 INFINEON-PBL38620 Datasheet
1Mb / 46P
   Subscriber Line Interface Circuit
Rev. 2.0, Apr. 2005
PBL38640 INFINEON-PBL38640 Datasheet
1Mb / 51P
   Subscriber Line Interface Circuit
Rev. 2.0, Apr. 2005
logo
STMicroelectronics
L3037 STMICROELECTRONICS-L3037 Datasheet
267Kb / 22P
   SUBSCRIBER LINE INTERFACE CIRCUIT
logo
Infineon Technologies A...
PBL38630 INFINEON-PBL38630 Datasheet
1Mb / 48P
   Subscriber Line Interface Circuit
Rev. 2.0, Apr. 2005
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com