 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ML22Q54 데이터시트(PDF) 9 Page - OKI electronic componets |
|
||||||||||||||||||||||||||||||
ML22Q54 데이터시트(HTML) 9 Page - OKI electronic componets |
|
|
9 / 31 page  FEDL2250DIGEST-01 OKI Semiconductor ML2252/54-XXX, ML22Q54 9/31 Pin Symbol Type Description 24 D6/SCK I/O CPU interface data bus pin in the parallel input interface. Usually outputs “L” level when RD = “L” level. Works as serial clock input pin in the serial input interface. When the SCK input is at “L” level on the falling edge of CS, the DI input is captured in the device on the rising edge of SCK clock. And when the SCK input is at “H” level on the falling edge of CS, the DI input is captured on the falling edge of SCK clock. 26 D7/DI I/O CPU interface data bus pin in the parallel input interface. Usually output “L” level when RD is at “L” level. Works as serial data input pin in the serial input interface. 28 OUT(+)/DAO O When OPTANA pin is at “H” level, this OUT(+)/DAO pin outputs PWM (positive phase) of 1-bit DAC. When OPTANA pin is at “L” level, the OUT(+)/DAO pin outputs analog signal of 14-bit DAC. 29 OUT(–)/AOUT O When OPTANA pin is at “H” level, this OUT(–)/AOUT pin outputs PWM (reverse phase) of 1-bit DAC. When OPTANA pin is at “L” level, the OUT(–)/AOUT pin usually outputs the analog signal of 14-bit DAC via voltage follower. 32 SERIAL I CPU interface switching pin. Serial input interface at “H” level. And parallel input interface at “L” level. 36 CS I CPU interface chip select pin. When CS pin is at “H” level, the WR, DW, and RD signals cannot be input to the device. 37 OPTANA I Analog output/PWM output select signal. When OPTANA pin is at “H” level, the PWM of 1-bit DAC outputs from OUT(+)/DAO and OUT(–)/AOUT pins. When OPTANA pin is at “L” level, the analog signal of 14-bit DAC is output from OUT(+)/DAO pin and from OUT(–)/AOUT pin via voltage follower. 42 WR I CPU interface write signal. When CS pin is at “H” level, the WR signal cannot be input to the device. 2 DW I Data write signal when using EXT command for the voice output. Set the pin to “H” level when not using EXT command. When CS pin is at “H” level, the DW signal cannot be input to the device. This pin has a pull-up resistor built in. 6 RD I CPU interface read signal. When CS pin is at “H” level, the RD signal cannot be input to the device. This pin has a pull-up resistor built in. 7, 8 TESTO1 TESTO2 O Output pin for testing. Keep this pin open. 30 AVDD — Analog power supply pin. Insert a 0.1 µF or larger bypass capacitor between this pin and AGND pin. 13, 40 DVDD — Digital power supply pin. Insert a 0.1 µF or larger bypass capacitor between this pin and DGND pin. 27 AGND — Analog ground pin. 17, 31, 39 DGND — Digital ground pin. |
유사한 부품 번호 - ML22Q54 |
|
유사한 설명 - ML22Q54 |
|
|
링크 URL |
| 개인정보취급방침 |
| ALLDATASHEET.CO.KR |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
