전자부품 데이터시트 검색엔진
Selected language     Korean  ▼
부품명
         상세내용
Preview PDF Download HTML-1page HTML-10pages

EBD11UD8ADDA-6B-E 데이터시트(Datasheet) 15 Page - Elpida Memory

부품명 EBD11UD8ADDA-6B-E
상세내용  1GB DDR SDRAM SO-DIMM (128M words x64 bits, 2 Ranks)
PDF  19 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  ELPIDA [Elpida Memory]
홈페이지  http://www.elpida.com/en
Logo 

 
 15 page
background image
EBD11UD8ADDA-E
Data Sheet E0603E10 (Ver. 1.0)
15
Pin Functions
CK, /CK (input pin)
The CK and the /CK are the master clock inputs. All inputs except DMs, DQSs and DQs are referred to the cross
point of the CK rising edge and the VREF level. When a read operation, DQSs and DQs are referred to the cross
point of the CK and the /CK. When a write operation, DMs and DQs are referred to the cross point of the DQS and
the VREF level. DQSs for write operation are referred to the cross point of the CK and the /CK.
/CS (input pin)
When /CS is low, commands and data can be input. When /CS is high, all inputs are ignored. However, internal
operations (bank active, burst operations, etc.) are held.
/RAS, /CAS, and /WE (input pins)
These pins define operating commands (read, write, etc.) depending on the combinations of their voltage levels.
See "Command operation".
A0 to A12 (input pins)
Row address (AX0 to AX12) is determined by the A0 to the A12 level at the cross point of the CK rising edge and the
VREF level in a bank active command cycle. Column address (AY0 to AY9, AY11) is loaded via the A0 to the A9
and the A11 at the cross point of the CK rising edge and the VREF level in a read or a write command cycle. This
column address becomes the starting address of a burst operation.
A10 (AP) (input pin)
A10 defines the precharge mode when a precharge command, a read command or a write command is issued. If
A10 = high when a precharge command is issued, all banks are precharged. If A10 = low when a precharge
command is issued, only the bank that is selected by BA1, BA0 is precharged. If A10 = high when read or write
command, auto-precharge function is enabled. While A10 = low, auto-precharge function is disabled.
BA0, BA1 (input pin)
BA0, BA1 are bank select signals (BA). The memory array is divided into bank 0, bank 1, bank 2 and bank 3. (See
Bank Select Signal Table)
[Bank Select Signal Table]
BA0
BA1
Bank 0
L
L
Bank 1
H
L
Bank 2
L
H
Bank 3
H
H
Remark: H: VIH. L: VIL.
CKE (input pin)
CKE controls power down and self-refresh. The power down and the self-refresh commands are entered when the
CKE is driven low and exited when it resumes to high.
The CKE level must be kept for 1 CK cycle at least, that is, if CKE changes at the cross point of the CK rising edge
and the VREF level with proper setup time tIS, at the next CK rising edge CKE level must be kept with proper hold
time tIH.
DQ (input and output pins)
Data are input to and output from these pins.
DQS (input and output pin)
DQS provide the read data strobes (as output) and the write data strobes (as input).




Html 페이지

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


데이터시트



관련 부품명

부품명상세내용Html View제조사
EBD11UD8ADDA1GB DDR SDRAM SO-DIMM 128M words x64 bits 2 Ranks 1 2 3 4 5 MoreElpida Memory
EBD11UD8ADFB1GB Unbuffered DDR SDRAM DIMM 128M words x64 bits 2 Ranks 1 2 3 4 5 MoreElpida Memory
EBD11UD8ADFB-51GB Unbuffered DDR SDRAM DIMM 128M words x64 bits 2 Ranks 1 2 3 4 5 MoreElpida Memory
EBD11ED8ADFB1GB Unbuffered DDR SDRAM DIMM 128M words x72 bits 2 Ranks 1 2 3 4 5 MoreElpida Memory
EBD11ED8ADFB-51GB Unbuffered DDR SDRAM DIMM 128M words x72 bits 2 Ranks 1 2 3 4 5 MoreElpida Memory
EBE11UD8AGSA1GB DDR2 SDRAM SO-DIMM 128M words x 64 bits 2 Ranks 1 2 3 4 5 MoreElpida Memory
EBE11UD8AESA1GB DDR2 SDRAM SO-DIMM 128M words x 64 bits 2 Ranks 1 2 3 4 5 MoreElpida Memory
EBE11UD8AGFA1GB Unbuffered DDR2 SDRAM DIMM 128M words x 64 bits 2 Ranks 1 2 3 4 5 MoreElpida Memory
EBD52UD6ADSA-E512MB DDR SDRAM SO-DIMM 64M words x 64 bits 2 Ranks 1 2 3 4 5 MoreElpida Memory
EBD11ED8ABFB1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB 128M words × 72 bits 2 Banks 1 2 3 4 5 MoreElpida Memory

링크 URL

ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl