전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM79Q5457VC 데이터시트(PDF) 8 Page - List of Unclassifed Manufacturers

부품명 AM79Q5457VC
상세설명  Quad Subscriber Line Audio Processing Circuit-Non-Programmable (QSLAC-NP) Devices
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC1 [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC1 - List of Unclassifed Manufacturers

AM79Q5457VC 데이터시트(HTML) 8 Page - List of Unclassifed Manufacturers

Back Button AM79Q5457VC Datasheet HTML 4Page - List of Unclassifed Manufacturers AM79Q5457VC Datasheet HTML 5Page - List of Unclassifed Manufacturers AM79Q5457VC Datasheet HTML 6Page - List of Unclassifed Manufacturers AM79Q5457VC Datasheet HTML 7Page - List of Unclassifed Manufacturers AM79Q5457VC Datasheet HTML 8Page - List of Unclassifed Manufacturers AM79Q5457VC Datasheet HTML 9Page - List of Unclassifed Manufacturers AM79Q5457VC Datasheet HTML 10Page - List of Unclassifed Manufacturers AM79Q5457VC Datasheet HTML 11Page - List of Unclassifed Manufacturers AM79Q5457VC Datasheet HTML 12Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 44 page
background image
8
Am79Q4457/5457 Data Sheet
PIN DESCRIPTIONS
Pin Name
Type
Description
A/µ
Input
A-law or µ-law Select. The A-law/µ-law select pin is used to inform the QSLAC-NP device which
compression/expansion standard to use. A logic Low signal (0 V) on the A-law/µ-law pin selects
the µ-law standard, and a logic High (+5 V) selects the A-law standard. The A-law/µ-law input can
be connected to V
CCD directly, eliminating the need for a external pull-up resistor. Therefore, the
device can be programmed for A-law by connecting the A/µ input to V
CCD and can be programmed
for µ-law by connecting the device pin to DGND.
CCLK
Input
(Am79Q4457 Device Only) Control Clock. The Control Clock input shifts data into and out of the
Serial Interface of the QSLAC-NP device. The maximum clock rate is 4.096 MHz. (Serial control
on the Am79Q4457 device only.)
CI
Input
(Am79Q4457 Device Only) Control Data. Control Data is written into the selected Channel Control
Register (see CS
N) via the CI pin. The data is shifted in the Most Significant Bit (MSB) first. The
data rate is determined by CCLK. (Serial control on the Am79Q4457 device only.)
CO
Output
(Am79Q4457 Device Only) Control Data. Control Data is read in serial form from the Enabled
Channel Register (see CS
N) via the CO pin. Data is shifted out with the MSB first. The data rate is
determined by the Control Clock (CCLK). (Serial control available on the Am79Q4457 device only.)
CS
1, CS2,
CS
3, CS4
Input
(Am79Q4457 Device Only) Chip Select. The Chip Select (CS
N) input (active Low) enables
Channel N of the device so that control data can be written to or read from the channel. CS
1
enables Channel 1, CS
2 enables Channel 2, CS3 enables Channel 3, and CS4 enables Channel
4. (Serial control on the Am79Q4457 device only.)
DRA
Input
PCM. The PCM data for Channels 1, 2, 3, and 4 is serially received on the DRA port during the time
slot determined by the Receive Frame Sync Signal (FSR
N). Data is always received with the MSB
first. A byte of data for each channel is received every 125 µs at the PCLK rate.
DXA
Output
PCM. The transmit data from Channels 1, 2, 3, and 4 is sent serially out the DXA port during
time slots determined by the Transmit Frame Sync (FSX
N) signal for that channel. Data is always
transmitted with the MSB first. The output is available every 125 µs and the data is shifted out
in 8-bit bursts at the PCLK rate. DXA is high impedance between time slots.
FSR
1, FSR2,
FSR
3, FSR4
Input
Receive Frame Sync. The Receive Frame Sync pulse for Channel N is an 8 kHz signal that
identifies the receive time slot for Channel N on a system’s receive PCM frame. The QSLAC-
NP device references channel time slots with respect to this input, which must be
synchronized to PCLK. There are both Long-Frame Sync and Short-Frame Sync modes
available on the QSLAC-NP device.
FSX
1, FSX2,
FSX
3, FSX4
Input
Transmit Frame Sync. The Transmit Frame Sync pulse for Channel N is an 8 kHz signal that
identifies the transmit time slot for Channel N during the system’s transmit PCM frame. The
QSLAC-NP device references individual channel time slots with respect to this input, which
must be synchronized to PCLK. There are both Long Frame Sync and Short Frame Sync
modes available on the QSLAC-NP device.
I1
IN1, I2IN1,
I1
IN2, I2IN2,
I1
IN3, I2IN3,
I1
IN4, I2IN4
Current
(I2
IN on Am79Q4457 Device Only) Analog Inputs. The analog voice band voltage signal is applied
to the I
IN input of the QSLAC-NP device through a resistor. The IIN input is a virtual AC ground input
(summing node). I
IN is biased at the voltage on the VREF1 pin. The audio signal is sampled, digitally
processed and encoded, and then made available at the TTL-compatible PCM output (DXA).
There are two inputs per channel in the 44-pin QSLAC-NP device. I1
IN1 is input 1 of Channel 1 and
I2
IN1 is input 2 of Channel 1; I1IN2 and I2IN2 are inputs 1 and 2 of Channel 2; I1IN3 and I2IN3 are inputs
1 and 2 of Channel 3; and I1
IN4 and I2IN4 are inputs 1 and 2 of Channel 4. See Figure 9 for more
details.
I
REF1, IREF2,
I
REF3
Output
(I
REF2 and IREF3 on Am79Q4457 Device Only). Reference Current. The IREF outputs are biased at the
internal reference voltage, which is the same as the voltage on the V
REF1 pin. A resistor placed from
I
REFn (n = 1, 2, or 3) to ground sets one of three reference currents used by the Analog-to-Digital (A-
to-D) converter to encode the signal current present on Iy
INn (n = channel number [1 to 4] and y =
input number [1 or 2]) into digital form. By setting different levels for I
REFx, three different
transmit gains can be achieved. The reference current used by a channel A-to-D is determined
by the Transmit Gain Select (TGS) bits in the channel control register. The absolute transmit gain
is determined by the reference current selected and the input resistance connected to I
IN. See
Figure 9 and Table 2 for more details.


유사한 부품 번호 - AM79Q5457VC

제조업체부품명데이터시트상세설명
logo
List of Unclassifed Man...
AM79Q02 ETC1-AM79Q02 Datasheet
1Mb / 68P
   Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices
AM79Q021 ETC1-AM79Q021 Datasheet
1Mb / 68P
   Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices
AM79Q021JC ETC1-AM79Q021JC Datasheet
1Mb / 68P
   Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices
AM79Q021VC ETC1-AM79Q021VC Datasheet
1Mb / 68P
   Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices
AM79Q02JC ETC1-AM79Q02JC Datasheet
1Mb / 68P
   Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices
More results

유사한 설명 - AM79Q5457VC

제조업체부품명데이터시트상세설명
logo
List of Unclassifed Man...
AM79Q02 ETC1-AM79Q02 Datasheet
1Mb / 68P
   Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices
logo
Advanced Micro Devices
AM79C03 AMD-AM79C03 Datasheet
723Kb / 48P
   Dual Subscriber Line Audio Processing Circuit (DSLAC) Devices
AM7905A AMD-AM7905A Datasheet
1Mb / 33P
   Subscriber Line Audio-Processing Circuit(SLAC)Device
AM79D2251 AMD-AM79D2251 Datasheet
410Kb / 35P
   Dual Intelligent Subscriber Line Audio-Processing Circuit (ISLAC)
logo
Integrated Device Techn...
IDT82V1671 IDT-IDT82V1671 Datasheet
1Mb / 107P
   CHIPSET OF RINGING SUBSCRIBER LINE INTERFACE CIRCUIT (RSLIC) & QUAD PROGRAMMABLE PCM CODEC
logo
Ericsson
PBL38620-2 ERICSSON-PBL38620-2 Datasheet
135Kb / 16P
   Subscriber Line Interface Circuit
PBL3764 ERICSSON-PBL3764 Datasheet
1Mb / 17P
   SUBSCRIBER LINE INTERFACE CIRCUIT
logo
Infineon Technologies A...
PBL38620 INFINEON-PBL38620 Datasheet
1Mb / 46P
   Subscriber Line Interface Circuit
Rev. 2.0, Apr. 2005
PBL38640 INFINEON-PBL38640 Datasheet
1Mb / 51P
   Subscriber Line Interface Circuit
Rev. 2.0, Apr. 2005
logo
STMicroelectronics
L3037 STMICROELECTRONICS-L3037 Datasheet
267Kb / 22P
   SUBSCRIBER LINE INTERFACE CIRCUIT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com