전자부품 데이터시트 검색엔진 |
|
GS881E36T-11.5I 데이터시트(PDF) 7 Page - GSI Technology |
|
GS881E36T-11.5I 데이터시트(HTML) 7 Page - GSI Technology |
7 / 34 page Rev: 1.10 9/2000 7/34 © 2000, Giga Semiconductor, Inc. Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS881E18/36T-11/11.5/100/80/66 ByteSafe ™ Parity Functions This SRAM includes a write data parity check that checks the validity of data coming into the RAM on write cycles. In Flow Through mode, write data errors are reported in the cycle following the data input cycle. In Pipeline mode, write data errors are reported one clock cycle later. (See Write Parity Error Output Timing Diagram.) The Data Parity Mode (DP) pin must be tied high to set the RAM to check for even parity or low to check for odd parity. Read data parity is not checked by the RAM as data. Validity is best established at the data’s destination. The Parity Error Output is an open drain output and drives low to indicate a parity error. Multiple Parity Error Output pins may share a common pull-up resistor. Write Parity Error Output Timing Diagram BPR 1999.05.18 CK D In A D In B D In C D In D D In E tKQ tLZ DQ QE tKQ tLZ DQ QE D In A D In B D In C D In D D In E Err A Err A Err C Err C tHZ tKQX tHZ tKQX |
유사한 부품 번호 - GS881E36T-11.5I |
|
유사한 설명 - GS881E36T-11.5I |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |