전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GS864418E-166I 데이터시트(PDF) 1 Page - GSI Technology

부품명 GS864418E-166I
상세설명  4M x 18, 2M x 36 72Mb S/DCD Sync Burst SRAMs
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GSI [GSI Technology]
홈페이지  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS864418E-166I 데이터시트(HTML) 1 Page - GSI Technology

  GS864418E-166I Datasheet HTML 1Page - GSI Technology GS864418E-166I Datasheet HTML 2Page - GSI Technology GS864418E-166I Datasheet HTML 3Page - GSI Technology GS864418E-166I Datasheet HTML 4Page - GSI Technology GS864418E-166I Datasheet HTML 5Page - GSI Technology GS864418E-166I Datasheet HTML 6Page - GSI Technology GS864418E-166I Datasheet HTML 7Page - GSI Technology GS864418E-166I Datasheet HTML 8Page - GSI Technology GS864418E-166I Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 32 page
background image
Preliminary
GS864418/36E-xxxV
4M x 18, 2M x 36
72Mb S/DCD Sync Burst SRAMs
250 MHz–133MHz
1.8 V or 2.5 V VDD
1.8 V or 2.5 V I/O
165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.05 6/2006
1/32
© 2003, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• FT pin for user-configurable flow through or pipeline operation
• Single/Dual Cycle Deselect selectable
• IEEE 1149.1 JTAG-compatible Boundary Scan
• ZQ mode pin for user-selectable high/low output drive
• 1.8 V or 2.5 V core power supply and I/O
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to SCD x18/x36 Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 165-bump BGA package
• RoHS-compliant 165-bump BGA package available
Functional Description
Applications
The GS864418/36E-xxxV is a
75,497,472-bit high performance
synchronous SRAM with a 2-bit burst address counter. Although
of a type originally developed for Level 2 Cache applications
supporting high performance CPUs, the device now finds
application in synchronous SRAM applications, ranging from
DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV), and write control inputs (Bx, BW,
GW) are synchronous and are controlled by a positive-edge-
triggered clock input (CK). Output enable (G) and power down
control (ZZ) are asynchronous inputs. Burst cycles can be initiated
with either ADSP or ADSC inputs. In Burst mode, subsequent
burst addresses are generated internally and are controlled by
ADV. The burst address counter may be configured to count in
either linear or interleave order with the Linear Burst Order (LBO)
input. The Burst function need not be used. New addresses can be
loaded on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by the
user via the FT mode . Holding the FT mode pin low places the
RAM in Flow Through mode, causing output data to bypass the
Data Output Register. Holding FT high places the RAM in
Pipeline mode, activating the rising-edge-triggered Data Output
Register.
SCD and DCD Pipelined Reads
The GS864418/36E-xxxV is a SCD (Single Cycle Deselect) and
DCD (Dual Cycle Deselect) pipelined synchronous SRAM. DCD
SRAMs pipeline disable commands to the same degree as read
commands. SCD SRAMs pipeline deselect commands one stage
less than read commands. SCD RAMs begin turning off their
outputs immediately after the deselect command has been
captured in the input registers. DCD RAMs hold the deselect
command for one full cycle and then begin turning off their
outputs just after the second rising edge of clock. The user may
configure this SRAM for either mode of operation using the SCD
mode input.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write control
inputs.
FLXDrive™
The ZQ pin allows selection between high drive strength (ZQ low)
for multi-drop bus applications and normal drive strength (ZQ
floating or high) point-to-point applications. See the Output Driver
Characteristics chart for details.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High)
of the ZZ signal, or by stopping the clock (CK). Memory data is
retained during Sleep mode.
Core and Interface Voltages
The GS864418/36E-xxxV operates on a 1.8 V or 2.5 V power
supply. All inputs are 1.8 V and 2.5 V compatible. Separate output
power (VDDQ) pins are used to decouple output noise from the
internal circuits and are 1.8 V and 2.5 V compatible.
Parameter Synopsis
-250 -225 -200 -166 -150 -133 Unit
Pipeline
3-1-1-1
tKQ
tCycle
3.0
4.0
3.0
4.4
3.0
5.0
3.0
6.0
3.3
6.7
3.5
7.5
ns
ns
Curr (x18)
Curr (x36)
385
450
360
415
335
385
305
345
295
325
265
295
mA
mA
Flow
Through
2-1-1-1
tKQ
tCycle
6.5
6.5
6.5
6.5
6.5
6.5
8.0
8.0
8.5
8.5
8.5
8.5
ns
ns
Curr (x18)
Curr (x36)
265
290
265
290
265
290
255
280
240
265
225
245
mA
mA


유사한 부품 번호 - GS864418E-166I

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS864418E-166I GSI-GS864418E-166I Datasheet
850Kb / 41P
   4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
More results

유사한 설명 - GS864418E-166I

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS864418 GSI-GS864418 Datasheet
850Kb / 41P
   4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS8644V18B GSI-GS8644V18B Datasheet
1Mb / 40P
   4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS864236GB-250I GSI-GS864236GB-250I Datasheet
574Kb / 37P
   4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS864218B-V GSI-GS864218B-V Datasheet
1Mb / 35P
   4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS864018T GSI-GS864018T Datasheet
979Kb / 24P
   4M x 18, 2M x 32, 2M x 36 72Mb Sync Burst SRAMs
GS8640V18T GSI-GS8640V18T Datasheet
594Kb / 23P
   4M x 18, 2M x 32, 2M x 36 72Mb Sync Burst SRAMs
GS864018T-V GSI-GS864018T-V Datasheet
927Kb / 23P
   4M x 18, 2M x 32, 2M x 36 72Mb Sync Burst SRAMs
GS8640E18T-V GSI-GS8640E18T-V Datasheet
926Kb / 23P
   4M x 18, 2M x 32, 2M x 36 72Mb Sync Burst SRAMs
GS8128236GB-200IV GSI-GS8128236GB-200IV Datasheet
455Kb / 35P
   8M x 18, 4M x 36 144Mb S/DCD Sync Burst SRAMs
GS8128218GD-250I GSI-GS8128218GD-250I Datasheet
462Kb / 37P
   8M x 18, 4M x 36 144Mb S/DCD Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com