전자부품 데이터시트 검색엔진 |
|
74AHC74 데이터시트(PDF) 8 Page - NXP Semiconductors |
|
74AHC74 데이터시트(HTML) 8 Page - NXP Semiconductors |
8 / 20 page 1999 Sep 23 8 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset; positive-edge trigger 74AHC74; 74AHCT74 AC CHARACTERISTICS Type 74AHC74 GND = 0 V; tr =tf ≤ 3.0 ns. SYMBOL PARAMETER TEST CONDITIONS Tamb (°C) UNIT WAVEFORMS CL 25 −40 to +85 −40 to +125 MIN. TYP. MAX. MIN. MAX. MIN. MAX. VCC = 3.0 to 3.6 V; note 1 tPHL/tPLH propagation delay nCP to nQ, nQ see Figs 6 and 8 15 pF − 5.2 11.9 1.0 14.0 1.0 15.0 ns propagation delay nSD nRD to nQ, nQ see Figs 7 and 8 − 5.4 12.3 1.0 14.5 1.0 15.5 ns fmax maximum clock pulse frequency 80 125 − 45 − 45 − ns tPHL/tPLH propagation delay nCP to nQ, nQ see Figs 6 and 8 50 pF − 7.4 15.4 1.0 17.5 1.0 19.5 ns propagation delay nSD nRD to nQ, nQ see Figs 7 and 8 − 7.7 15.8 1.0 18.0 1.0 20.0 ns tW clock pulse width HIGH or LOW see Figs 6 and 8 6.0 −− 7.0 − 7.0 − ns set or reset pulse width LOW see Figs 7 and 8 6.0 −− 7.0 − 7.0 − ns trem removal time set or reset 5.0 −− 5.0 − 5.0 − ns tsu set-up time nD to nCP see Figs 6 and 8 6.0 −− 7.0 − 7.0 − ns th hold time nD to nCP 0.5 −− 0.5 − 0.5 − ns fmax maximum clock pulse frequency 50 75 − 70 − 70 − ns |
유사한 부품 번호 - 74AHC74 |
|
유사한 설명 - 74AHC74 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |