전자부품 데이터시트 검색엔진 |
|
74ALS112 데이터시트(PDF) 6 Page - NXP Semiconductors |
|
74ALS112 데이터시트(HTML) 6 Page - NXP Semiconductors |
6 / 10 page Philips Semiconductors Product specification 74ALS112A Dual J-K negative edge-triggered flip-flop 1996 Jun 27 6 AC WAVEFORMS For all waveforms, VM = 1.3V. The sahded areas indicate when the input is permitted to change for predictable output performance. VM VM CPn VM VM VM VM VM VM tsu(H) th(H) Jn, Kn Qn VM tw(L) 1/fmax tsu(L) th(L) VM VM tPLH Qn tw(H) tPHL tPHL tPLH SC00136 Waveform 1. Propagation Delay for Data to Output, Data Setup Time and Hold Times, Clock Pulse Width, and Maximum Clock Frequency VM CPn Qn VM VM Qn tPHL tPLH SDn VM VM tw(L) SC00049 Jn, Kn tREC Waveform 2. Propagation Delay for Set to Output, Set Pulse Width, and Recovery Time for Set to Clock VM CPn Qn VM VM Qn tPLH tPHL RDn VM VM tw(L) SC00050 Jn, Kn tREC Waveform 3. Propagation Delay for Reset to Output, Reset Pulse Width, and Recovery Time for Reset to Clock |
유사한 부품 번호 - 74ALS112 |
|
유사한 설명 - 74ALS112 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |