전자부품 데이터시트 검색엔진 |
|
93C86BTIOTG 데이터시트(PDF) 11 Page - Microchip Technology |
|
93C86BTIOTG 데이터시트(HTML) 11 Page - Microchip Technology |
11 / 28 page © 2005 Microchip Technology Inc. DS21797G-page 11 93AA86A/B/C, 93LC86A/B/C, 93C86A/B/C 2.9 Write All (WRAL) The Write All (WRAL) instruction will write the entire memory array with the data specified in the command. The self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit. Clocking of the CLK pin is not necessary after the device has entered the WRAL cycle. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction, but the chip must be in the EWEN status. The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TCSL). VCC must be ≥ 4.5V for proper operation of WRAL. FIGURE 2-7: WRAL TIMING Note: The write sequence requires a logic high signal on the PE pin prior to the rising edge of the last data bit. Note: After the Write All cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO. CS CLK DI DO High-Z 1 0 0 01 x ••• x Dx ••• D0 High-Z Busy Ready TWL TCSL TSV TCZ |
유사한 부품 번호 - 93C86BTIOTG |
|
유사한 설명 - 93C86BTIOTG |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |