전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN74AUC2G126YEPR 데이터시트(PDF) 6 Page - Texas Instruments

부품명 SN74AUC2G126YEPR
상세설명  DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

SN74AUC2G126YEPR 데이터시트(HTML) 6 Page - Texas Instruments

Back Button SN74AUC2G126YEPR Datasheet HTML 2Page - Texas Instruments SN74AUC2G126YEPR Datasheet HTML 3Page - Texas Instruments SN74AUC2G126YEPR Datasheet HTML 4Page - Texas Instruments SN74AUC2G126YEPR Datasheet HTML 5Page - Texas Instruments SN74AUC2G126YEPR Datasheet HTML 6Page - Texas Instruments SN74AUC2G126YEPR Datasheet HTML 7Page - Texas Instruments SN74AUC2G126YEPR Datasheet HTML 8Page - Texas Instruments SN74AUC2G126YEPR Datasheet HTML 9Page - Texas Instruments SN74AUC2G126YEPR Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
SN74AUC2G126
DUAL BUS BUFFER GATE
WITH 3STATE OUTPUTS
SCES533A − DECEMBER 2003 − REVISED FEBRUARY 2004
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
VCC/2
th
tsu
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
S1
2
× VCC
Open
GND
RL
RL
Data Input
Timing Input
VCC
0 V
VCC
0 V
0 V
tw
Input
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
VOLTAGE WAVEFORMS
PULSE DURATION
tPLH
tPHL
tPHL
tPLH
VOH
VOH
VOL
VOL
VCC
0 V
Input
Output
Waveform 1
S1 at 2
× VCC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
VCC
0 V
VOL + V∆
VOH − V∆
≈0 V
VCC
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
Output
Output
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
2
× VCC
GND
TEST
S1
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤ 10 MHz, ZO = 50 Ω, slew rate ≥ 1 V/ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
H. All parameters and waveforms are not applicable to all devices.
Output
Control
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC
VCC/2
VCC/2
0.8 V
1.2 V
± 0.1 V
1.5 V
± 0.1 V
1.8 V
± 0.15 V
2.5 V
± 0.2 V
1.8 V
± 0.15 V
2.5 V
± 0.2 V
2 k
2 k
2 k
2 k
2 k
1 k
500
VCC
RL
0.1 V
0.1 V
0.1 V
0.15 V
0.15 V
0.15 V
0.15 V
V∆
CL
15 pF
15 pF
15 pF
15 pF
15 pF
30 pF
30 pF
Figure 1. Load Circuit and Voltage Waveforms


유사한 부품 번호 - SN74AUC2G126YEPR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74AUC2G126YZPR TI-SN74AUC2G126YZPR Datasheet
531Kb / 14P
[Old version datasheet]   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
More results

유사한 설명 - SN74AUC2G126YEPR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74AHC2G126 TI1-SN74AHC2G126 Datasheet
86Kb / 6P
[Old version datasheet]   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
logo
Unisonic Technologies
U74LVC2G125 UTC-U74LVC2G125_15 Datasheet
199Kb / 6P
   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
logo
Texas Instruments
SN74LVC2G125 TI1-SN74LVC2G125_18 Datasheet
1Mb / 27P
[Old version datasheet]   Dual Bus Buffer Gate With 3-State Outputs
SN74LVC2G126-EP TI1-SN74LVC2G126-EP Datasheet
767Kb / 13P
[Old version datasheet]   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G125 TI-SN74AUC2G125 Datasheet
263Kb / 12P
[Old version datasheet]   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G125 TI-SN74AUC2G125_09 Datasheet
553Kb / 14P
[Old version datasheet]   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC2G125 TI1-SN74AHC2G125 Datasheet
87Kb / 6P
[Old version datasheet]   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G125 TI-SN74LVC2G125 Datasheet
346Kb / 13P
[Old version datasheet]   DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS
SN74LVC2G126 TI-SN74LVC2G126_08 Datasheet
430Kb / 12P
[Old version datasheet]   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G125-Q1 TI-SN74LVC2G125-Q1 Datasheet
138Kb / 8P
[Old version datasheet]   DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com