전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74AUP1G175 데이터시트(PDF) 1 Page - NXP Semiconductors

부품명 74AUP1G175
상세설명  Low-power D-type flip-flop with reset; positive-edge trigger
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74AUP1G175 데이터시트(HTML) 1 Page - NXP Semiconductors

  74AUP1G175 Datasheet HTML 1Page - NXP Semiconductors 74AUP1G175 Datasheet HTML 2Page - NXP Semiconductors 74AUP1G175 Datasheet HTML 3Page - NXP Semiconductors 74AUP1G175 Datasheet HTML 4Page - NXP Semiconductors 74AUP1G175 Datasheet HTML 5Page - NXP Semiconductors 74AUP1G175 Datasheet HTML 6Page - NXP Semiconductors 74AUP1G175 Datasheet HTML 7Page - NXP Semiconductors 74AUP1G175 Datasheet HTML 8Page - NXP Semiconductors 74AUP1G175 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 26 page
background image
1.
General description
The 74AUP1G175 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The 74AUP1G175 is a single positive edge triggered D-type flip-flop with individual
data (D) input, clock (CP) input, master reset (MR) input, and Q output.The master reset
(MR) is an asynchronous active LOW input and operates independently of the clock input.
Information on the data input is transferred to the Q output on the LOW-to-HIGH transition
of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH
clock transition, for predictable operation.
2.
Features
s Wide supply voltage range from 0.8 V to 3.6 V
s High noise immunity
s Complies with JEDEC standards:
x JESD8-12 (0.8 V to 1.3 V)
x JESD8-11 (0.9 V to 1.65 V)
x JESD8-7 (1.2 V to 1.95 V)
x JESD8-5 (1.8 V to 2.7 V)
x JESD8-B (2.7 V to 3.6 V)
s ESD protection:
x HBM JESD22-A114-C Class 3A. Exceeds 5000 V
x MM JESD22-A115-A exceeds 200 V
x CDM JESD22-C101-C exceeds 1000 V
s Low static power consumption; ICC = 0.9 µA (maximum)
s Latch-up performance exceeds 100 mA per JESD 78 Class II
s Inputs accept voltages up to 3.6 V
s Low noise overshoot and undershoot < 10 % of VCC
s IOFF circuitry provides partial Power-down mode operation
74AUP1G175
Low-power D-type flip-flop with reset; positive-edge trigger
Rev. 01.mm — 27 March 2006
Preliminary data sheet


유사한 부품 번호 - 74AUP1G175

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
74AUP1G175 NXP-74AUP1G175 Datasheet
110Kb / 20P
   Low-power D-type flip-flop with reset; positive-edge trigger
Rev. 02-28 February 2008
logo
Nexperia B.V. All right...
74AUP1G175 NEXPERIA-74AUP1G175 Datasheet
296Kb / 21P
   Low-power D-type flip-flop with reset; positive-edge trigger
Rev. 7 - 18 January 2022
74AUP1G175-Q100 NEXPERIA-74AUP1G175-Q100 Datasheet
219Kb / 17P
   Low-power D-type flip-flop with reset; positive-edge trigger
logo
NXP Semiconductors
74AUP1G175GF NXP-74AUP1G175GF Datasheet
110Kb / 20P
   Low-power D-type flip-flop with reset; positive-edge trigger
Rev. 02-28 February 2008
74AUP1G175GM NXP-74AUP1G175GM Datasheet
110Kb / 20P
   Low-power D-type flip-flop with reset; positive-edge trigger
Rev. 02-28 February 2008
More results

유사한 설명 - 74AUP1G175

제조업체부품명데이터시트상세설명
logo
Nexperia B.V. All right...
74AUP1G175 NEXPERIA-74AUP1G175 Datasheet
296Kb / 21P
   Low-power D-type flip-flop with reset; positive-edge trigger
Rev. 7 - 18 January 2022
logo
NXP Semiconductors
74AUP1G175 NXP-74AUP1G175 Datasheet
110Kb / 20P
   Low-power D-type flip-flop with reset; positive-edge trigger
Rev. 02-28 February 2008
logo
Nexperia B.V. All right...
74AUP1G175-Q100 NEXPERIA-74AUP1G175-Q100 Datasheet
219Kb / 17P
   Low-power D-type flip-flop with reset; positive-edge trigger
logo
NXP Semiconductors
74HC273-Q100 NXP-74HC273-Q100 Datasheet
147Kb / 19P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 1-19 June 2013
logo
Nexperia B.V. All right...
74LVC273-Q100 NEXPERIA-74LVC273-Q100 Datasheet
715Kb / 16P
   Octal D-type flip-flop with reset; positive-edge trigger
logo
NXP Semiconductors
74AHC273 PHILIPS-74AHC273 Datasheet
92Kb / 20P
   Octal D-type flip-flop with reset; positive-edge trigger
1999 Sep 01
logo
KODENSHI_AUK CORP.
KK74LV174 KODENSHI-KK74LV174 Datasheet
294Kb / 6P
   Hex D-type flip-flop with reset; positive edge-trigger
logo
Nexperia B.V. All right...
74HC175-Q100 NEXPERIA-74HC175-Q100 Datasheet
747Kb / 18P
   Quad D-type flip-flop with reset; positive-edge trigger
logo
NXP Semiconductors
74AHC273 NXP-74AHC273_08 Datasheet
111Kb / 18P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 03-13 May 2008
74LV273 PHILIPS-74LV273 Datasheet
117Kb / 12P
   Octal D-type flip-flop with reset; positive-edge trigger
1998 May 29
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com