전자부품 데이터시트 검색엔진 |
|
AM29BL802C90RZE 데이터시트(PDF) 8 Page - SPANSION |
|
AM29BL802C90RZE 데이터시트(HTML) 8 Page - SPANSION |
8 / 46 page 6 Am29BL802C 22371C7 November 3, 2006 D A TA SH EET PIN CONFIGURATION A0–A18 = 19 addresses DQ0–DQ15 = 16 data inputs/outputs CE# = Chip Enable Input. This signal shall be asynchronous relative to CLK for the burst mode. OE# = Output Enable Input. This signal shall be asynchronous relative to CLK for the burst mode. WE# = Write enable. This signal shall be asynchronous relative to CLK for the burst mode. VSS = Device ground NC = No connect. Pin not connected internally RY/BY# = Ready Busy output CLK = Clock Input that can be tied to the system or microprocessor clock and provides the fundamental timing and internal operating frequency. CLK latches input addresses in conjunction with LBA# input and increments the burst address with the BAA# input. LBA# = Load Burst Address input. Indicates that the valid address is present on the address inputs. LBA# Low at the rising edge of the clock latches the address on the address inputs into the burst mode Flash device. Data becomes available tPACC ns of initial access time after the rising edge of the same clock that latches the address. LBA# High indicates that the address is not valid BAA# = Burst Address Advance input. Increments the address during the burst mode operation BAA# Low enables the burst mode Flash device to read from the next word when gated with the rising edge of the clock. Data becomes available tBACC ns of burst access time after the rising edge of the clock BAA # High prevents the rising edge of the clock from advancing the data to the next word output. The output data remains unchanged. IND# = Highest burst counter address reached. IND# is low at the end of a 32-word burst sequence (when word Da + 31 is output). The output will wrap around to Da on the next CLK cycle (with BAA# low). RESET# = Hardware reset input Note: The address, data, and control signals (RY/BY#, LBA, BAA, IND, RESET, OE#, CE#, and WE#) are 5 V tolerant. LOGIC SYMBOL 19 16 DQ0–DQ15 A0–A18 CE# OE# WE# RESET# CLK RY/BY# IND# LBA# BAA# |
유사한 부품 번호 - AM29BL802C90RZE |
|
유사한 설명 - AM29BL802C90RZE |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |