전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7797 데이터시트(PDF) 5 Page - Analog Devices

부품명 AD7797
상세설명  Low Power, 16-/24-Bit Sigma-Delta ADC for Bridge Sensors
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7797 데이터시트(HTML) 5 Page - Analog Devices

  AD7797 Datasheet HTML 1Page - Analog Devices AD7797 Datasheet HTML 2Page - Analog Devices AD7797 Datasheet HTML 3Page - Analog Devices AD7797 Datasheet HTML 4Page - Analog Devices AD7797 Datasheet HTML 5Page - Analog Devices AD7797 Datasheet HTML 6Page - Analog Devices AD7797 Datasheet HTML 7Page - Analog Devices AD7797 Datasheet HTML 8Page - Analog Devices AD7797 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
AD7796/AD7797
Rev. A | Page 5 of 24
TIMING CHARACTERISTICS
AVDD = 2.7 V to 5.25 V, DVDD = 2.7 V to 5.25 V, GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted.
Table 2.
Parameter1, 2
Limit at TMIN, TMAX (B Version)
Unit
Conditions/Comments
t3
100
ns min
SCLK high pulse width
t4
100
ns min
SCLK low pulse width
Read Operation
t1
0
ns min
CS falling edge to DOUT/RDY active time
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
t23
0
ns min
SCLK active edge to data valid delay4
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
t55, 6
10
ns min
Bus relinquish time after CS inactive edge
80
ns max
t6
0
ns min
SCLK inactive edge to CS inactive edge
t7
10
ns min
SCLK inactive edge to DOUT/RDY high
Write Operation
t8
0
ns min
CS falling edge to SCLK active edge setup time4
t9
30
ns min
Data valid to SCLK edge setup time
t10
25
ns min
Data valid to SCLK edge hold time
t11
0
ns min
CS rising edge to SCLK edge hold time
1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V.
2 See Figure 3 and Figure 4.
3 These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
4 SCLK active edge is falling edge of SCLK.
5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the parts and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high.
Care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read only once.
ISINK (1.6mA WITH DVDD =5V,
100µAWITHDVDD =3V)
ISOURCE (200µA WITH DVDD =5V,
100µAWITHDVDD =3V)
1.6V
TO
OUTPUT
PIN
50pF
Figure 2. Load Circuit for Timing Characterization


유사한 부품 번호 - AD7797

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7797 AD-AD7797 Datasheet
561Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC
REV. A
AD7797BRUZ AD-AD7797BRUZ Datasheet
478Kb / 24P
   Sigma-Delta ADC for Bridge Sensors Low Power
AD7797BRUZ-REEL AD-AD7797BRUZ-REEL Datasheet
478Kb / 24P
   Sigma-Delta ADC for Bridge Sensors Low Power
AD7797 AD-AD7797_15 Datasheet
561Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC
REV. A
More results

유사한 설명 - AD7797

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7796 AD-AD7796_15 Datasheet
561Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC
REV. A
AD7797 AD-AD7797_15 Datasheet
561Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC
REV. A
AD7796 AD-AD7796_17 Datasheet
478Kb / 24P
   Sigma-Delta ADC for Bridge Sensors Low Power
AD7191 AD-AD7191_17 Datasheet
330Kb / 21P
   Sigma-Delta ADC for Bridge Sensors
AD7171 AD-AD7171 Datasheet
284Kb / 16P
   16-Bit Low Power Sigma-Delta ADC
REV. 0
AD7171 AD-AD7171_17 Datasheet
313Kb / 17P
   16-Bit, Low Power, Sigma-Delta ADC
AD7791 AD-AD7791_17 Datasheet
525Kb / 21P
   Low Power, Buffered 24-Bit Sigma-Delta ADC
AD7191 AD-AD7191 Datasheet
381Kb / 20P
   Pin-Programmable, Ultralow Noise, 24-Bit, Sigma-Delta ADC for Bridge Sensors
REV. A
AD7791 AD-AD7791 Datasheet
308Kb / 20P
   Low Power, Buffered 24-Bit Sigma-Delta ADC
REV. 0
logo
List of Unclassifed Man...
PXIE-9529 ETC2-PXIE-9529 Datasheet
199Kb / 1P
   24-Bit Sigma-Delta ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com