 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AD7938BSU-6REEL7 데이터시트(PDF) 5 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD7938BSU-6REEL7 데이터시트(HTML) 5 Page - Analog Devices |
|
|
5 / 32 page  AD7938-6 Rev. 0 | Page 5 of 32 TIMING SPECIFICATIONS1 VDD = VDRIVE = 2.7 V to 5.25 V, internal/external VREF = 2.5 V, unless otherwise noted; FCLKIN = 10MHz, FSAMPLE = 625 kSPS; TA = TMIN to TMAX, unless otherwise noted. Table 2. Limit at TMIN, TMAX Parameter AD7938-6 Unit Description fCLKIN 50 kHz min 10 MHz max tQUIET 30 ns min Minimum time between end of read and start of next conversion, i.e., time from when the data bus goes into three-state until the next falling edge of CONVST. t1 10 ns min CONVST Pulse Width. t2 15 ns min CONVST Falling Edge to CLKIN Falling Edge Setup Time. t3 50 ns min CLKIN Falling Edge to BUSY Rising Edge. t4 0 ns min CS to WR Setup Time. t5 0 ns min CS to WR Hold Time. t6 10 ns min WR Pulse Width. t7 10 ns min Data Setup Time before WR. t8 10 ns min Data Hold after WR. t9 10 ns min New Data Valid before Falling Edge of BUSY. t10 0 ns min CS to RD Setup Time. t11 0 ns min CS to RD Hold Time. t12 30 ns min RD Pulse Width. t132 30 ns max Data Access Time after RD. t143 3 ns min Bus Relinquish Time after RD. 50 ns max Bus Relinquish Time after RD. t15 0 ns min HBEN to RD Setup Time. t16 0 ns min HBEN to RD Hold Time. t17 10 ns min Minimum Time between Reads/Writes. t18 0 ns min HBEN to WR Setup Time. t19 10 ns min HBEN to WR Hold Time. t20 40 ns max CLKIN Falling Edge to BUSY Falling Edge. t21 15.7 ns min CLKIN Low Pulse Width. t22 7.8 ns min CLKIN High Pulse Width. 1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V. All timing specifications given above are with a 25 pF load capacitance (see , , , and ). Figure 35 Figure 36 Figure 37 Figure 38 2 The time required for the output to cross 0.4 V or 2.4 V. 3 t14 is derived from the measured time taken by the data outputs to change 0.5 V. The measured number is then extrapolated back to remove the effects of charging or discharging the 25 pF capacitor. This means that the time, t14, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading. |
유사한 부품 번호 - AD7938BSU-6REEL7 |
|
유사한 설명 - AD7938BSU-6REEL7 |
|
|
링크 URL |
| 개인정보취급방침 |
| ALLDATASHEET.CO.KR |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
