전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74AUP1G885 데이터시트(PDF) 9 Page - NXP Semiconductors

부품명 74AUP1G885
상세설명  Low-power dual function gate
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74AUP1G885 데이터시트(HTML) 9 Page - NXP Semiconductors

Back Button 74AUP1G885 Datasheet HTML 5Page - NXP Semiconductors 74AUP1G885 Datasheet HTML 6Page - NXP Semiconductors 74AUP1G885 Datasheet HTML 7Page - NXP Semiconductors 74AUP1G885 Datasheet HTML 8Page - NXP Semiconductors 74AUP1G885 Datasheet HTML 9Page - NXP Semiconductors 74AUP1G885 Datasheet HTML 10Page - NXP Semiconductors 74AUP1G885 Datasheet HTML 11Page - NXP Semiconductors 74AUP1G885 Datasheet HTML 12Page - NXP Semiconductors 74AUP1G885 Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 19 page
background image
74AUP1G885_1
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Preliminary data sheet
Rev. 01.00 — 26 January 2006
9 of 19
Philips Semiconductors
74AUP1G885
Low-power dual function gate
[1]
One input at VCC − 0.6 V, other input at VCC or GND.
12. Dynamic characteristics
VOL
LOW-state output voltage
VI = VIH or VIL
IO = 20 µA; VCC = 0.8 V to 3.6 V
-
-
0.11
V
IO = 1.1 mA; VCC = 1.1 V
-
-
0.33
× V
CC
V
IO = 1.7 mA; VCC = 1.4 V
-
-
0.41
V
IO = 1.9 mA; VCC = 1.65 V
-
-
0.39
V
IO = 2.3 mA; VCC = 2.3 V
-
-
0.36
V
IO = 3.1 mA; VCC = 2.3 V
-
-
0.50
V
IO = 2.7 mA; VCC = 3.0 V
-
-
0.36
V
IO = 4.0 mA; VCC = 3.0 V
-
-
0.50
V
II
input leakage current
VI = GND to 3.6 V; VCC = 0 V to 3.6 V
-
-
±0.75
µA
IOFF
power-off leakage current
VI or VO = 0 V to 3.6 V; VCC = 0 V
-
-
±0.75
µA
∆IOFF
additional power-off
leakage current
VI or VO = 0 V to 3.6 V;
VCC = 0 V to 0.2 V
--
±0.75
µA
ICC
quiescent supply current
VI = GND or VCC; IO = 0 A;
VCC = 0.8 V to 3.6 V
-
-
1.4
µA
∆ICC
additional quiescent supply
current
VI = VCC − 0.6 V; IO = 0 A;
VCC = 3.3 V
[1] --
75
µA
Table 8:
Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Typ
Max
Unit
Table 9:
Dynamic characteristics
Voltages are referenced to GND (ground=0V; for test circuit see Figure 5
Symbol
Parameter
Conditions
Min
Typ [1]
Max
Unit
Tamb = 25 °C; CL = 5 pF
tPHL, tPLH
HIGH-to-LOW and
LOW-to-HIGH propagation
delay A, C to 1Y
see Figure 4
VCC = 0.8 V
-
17.3
-
ns
VCC = 1.1 V to 1.3 V
1.1
5.2
9.7
ns
VCC = 1.4 V to 1.6 V
1.2
3.7
5.9
ns
VCC = 1.65 V to 1.95 V
1.1
3.0
4.8
ns
VCC = 2.3 V to 2.7 V
1.1
2.4
3.6
ns
VCC = 3.0 V to 3.6 V
1.1
2.1
3.1
ns
tPHL, tPLH
HIGH-to-LOW and
LOW-to-HIGH propagation
delay A, B to 2Y
see Figure 4
VCC = 0.8 V
-
21.5
-
ns
VCC = 1.1 V to 1.3 V
1.7
6.0
12.7
ns
VCC = 1.4 V to 1.6 V
1.7
4.2
7.2
ns
VCC = 1.65 V to 1.95 V
1.4
3.3
5.8
ns
VCC = 2.3 V to 2.7 V
1.2
2.6
4.1
ns
VCC = 3.0 V to 3.6 V
1.1
2.3
3.5
ns


유사한 부품 번호 - 74AUP1G885

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
74AUP1G885 NXP-74AUP1G885 Datasheet
105Kb / 19P
   Low-power dual function gate
Rev. 05-26 June 2009
logo
Nexperia B.V. All right...
74AUP1G885 NEXPERIA-74AUP1G885 Datasheet
263Kb / 18P
   Low-power dual function gate
Rev. 11 - 22 July 2019
logo
NXP Semiconductors
74AUP1G885DC NXP-74AUP1G885DC Datasheet
105Kb / 19P
   Low-power dual function gate
Rev. 05-26 June 2009
logo
Nexperia B.V. All right...
74AUP1G885DC NEXPERIA-74AUP1G885DC Datasheet
263Kb / 18P
   Low-power dual function gate
Rev. 11 - 22 July 2019
logo
NXP Semiconductors
74AUP1G885GD NXP-74AUP1G885GD Datasheet
105Kb / 19P
   Low-power dual function gate
Rev. 05-26 June 2009
More results

유사한 설명 - 74AUP1G885

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
74AUP1G885 NXP-74AUP1G885 Datasheet
105Kb / 19P
   Low-power dual function gate
Rev. 05-26 June 2009
logo
Nexperia B.V. All right...
74AUP1G885 NEXPERIA-74AUP1G885 Datasheet
263Kb / 18P
   Low-power dual function gate
Rev. 11 - 22 July 2019
74AUP2G57 NEXPERIA-74AUP2G57 Datasheet
871Kb / 21P
   Low-power dual PCB configurable multiple function gate
74AUP2G57-Q100 NEXPERIA-74AUP2G57-Q100 Datasheet
252Kb / 15P
   Low-power dual PCB configurable multiple function gate
Rev. 1 - 8 November 2021
74AUP2G97 NEXPERIA-74AUP2G97 Datasheet
259Kb / 16P
   Low-power dual PCB configurable multiple function gate
74AUP2G58 NEXPERIA-74AUP2G58 Datasheet
871Kb / 21P
   Low-power dual PCB configurable multiple function gate
74AUP2G98 NEXPERIA-74AUP2G98 Datasheet
871Kb / 21P
   Low-power dual PCB configurable multiple function gate
logo
Texas Instruments
SN74AUP1G98 TI-SN74AUP1G98_10 Datasheet
1Mb / 26P
[Old version datasheet]   LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE
logo
NXP Semiconductors
74AUP1G97 NXP-74AUP1G97_11 Datasheet
188Kb / 22P
   Low-power configurable multiple function gate
Rev. 6-10 January 2011
logo
Texas Instruments
SN74AUP1G57 TI1-SN74AUP1G57_15 Datasheet
1Mb / 32P
[Old version datasheet]   Low-Power Configurable Multiple-Function Gate
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com