전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN74AHC74RGYR 데이터시트(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
부품명 SN74AHC74RGYR
상세설명  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

SN74AHC74RGYR 데이터시트(HTML) 6 Page - Texas Instruments

Back Button SN74AHC74RGYR Datasheet HTML 2Page - Texas Instruments SN74AHC74RGYR Datasheet HTML 3Page - Texas Instruments SN74AHC74RGYR Datasheet HTML 4Page - Texas Instruments SN74AHC74RGYR Datasheet HTML 5Page - Texas Instruments SN74AHC74RGYR Datasheet HTML 6Page - Texas Instruments SN74AHC74RGYR Datasheet HTML 7Page - Texas Instruments SN74AHC74RGYR Datasheet HTML 8Page - Texas Instruments SN74AHC74RGYR Datasheet HTML 9Page - Texas Instruments SN74AHC74RGYR Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 21 page
background image
SN54AHC74, SN74AHC74
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SCLS255J – DECEMBER 1995 – REVISED JULY 2003
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
50% VCC
VCC
VCC
0 V
0 V
th
tsu
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
Data Input
tPLH
tPHL
tPHL
tPLH
VOH
VOH
VOL
VOL
VCC
0 V
50% VCC
50% VCC
Input
Out-of-Phase
Output
In-Phase
Output
Timing Input
50% VCC
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
Output
Control
Output
Waveform 1
S1 at VCC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
≈VCC
0 V
50% VCC
VOL + 0.3 V
50% VCC
≈0 V
VCC
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open Drain
Open
VCC
GND
VCC
TEST
S1
VCC
0 V
50% VCC
tw
VOLTAGE WAVEFORMS
PULSE DURATION
Input
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤ 1 MHz, ZO = 50 Ω, tr ≤ 3 ns, tf ≤ 3 ns.
D. The outputs are measured one at a time with one input transition per measurement.
E. All parameters and waveforms are not applicable to all devices.
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS
S1
VCC
RL = 1 kΩ
GND
From Output
Under Test
CL
(see Note A)
Test
Point
LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS
Open
50% VCC
50% VCC
50% VCC
50% VCC
50% VCC
50% VCC
50% VCC
50% VCC
VOH – 0.3 V
Figure 1. Load Circuit and Voltage Waveforms


유사한 부품 번호 - SN74AHC74RGYR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74AHC74RGYR TI-SN74AHC74RGYR Datasheet
105Kb / 19P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHC74RGYR TI1-SN74AHC74RGYR Datasheet
1Mb / 27P
[Old version datasheet]   Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset
SN74AHC74RGYR TI-SN74AHC74RGYR Datasheet
3Mb / 42P
[Old version datasheet]   SNx4AHC74 Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset
REVISED JUNE 2023
SN74AHC74RGYRG4 TI1-SN74AHC74RGYRG4 Datasheet
1Mb / 27P
[Old version datasheet]   Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset
SN74AHC74RGYRG4 TI-SN74AHC74RGYRG4 Datasheet
3Mb / 42P
[Old version datasheet]   SNx4AHC74 Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset
REVISED JUNE 2023
More results

유사한 설명 - SN74AHC74RGYR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD54AC74 TI-CD54AC74 Datasheet
330Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHC74 TI-SN54AHC74 Datasheet
105Kb / 19P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54HC74 TI-SN54HC74 Datasheet
96Kb / 16P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74HCT74A HITACHI-HD74HCT74A Datasheet
57Kb / 10P
   Dual D-type Positive Edge-triggered Flip Flops with Clear and Preset
logo
Potato Semiconductor Co...
PO54G74A POTATO-PO54G74A Datasheet
563Kb / 6P
   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
logo
Texas Instruments
SN5474 TI1-SN5474_15 Datasheet
1Mb / 23P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN54AHC74 TI1-SN54AHC74_15 Datasheet
1Mb / 27P
[Old version datasheet]   Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset
SN74LS74ADRG4 TI-SN74LS74ADRG4 Datasheet
1Mb / 21P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLIP-FLOPS WITH PRESET AND CLEAR
SN54ACT74 TI-SN54ACT74 Datasheet
86Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74LS74A HITACHI-HD74LS74A Datasheet
69Kb / 6P
   Dual D-type Positive Edge-triggered Flip-Flops(With Preset and Clear)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com