전자부품 데이터시트 검색엔진 |
|
CAT25C64Y20SE-1.8TE13 데이터시트(PDF) 9 Page - Catalyst Semiconductor |
|
CAT25C64Y20SE-1.8TE13 데이터시트(HTML) 9 Page - Catalyst Semiconductor |
9 / 11 page 9 CAT25C32/64 Doc. No. 1001, Rev. G Figure 9. HOLD HOLD HOLD HOLD HOLD Timing Figure 8. Page Write Instruction Timing Note: Dashed Line = mode (1, 1) – – – – Note: Dashed Line= mode (1, 1) — — — — SK SI SO 0 0 0 0 0 0 1 0 ADDRESS Data Byte 1 012345678 21 22 23 24-31 32-39 Data Byte 2 Data Byte 3 Data Byte N CS OPCODE 7..1 0 24+(N-1)x8-1..24+(N-1)x8 24+Nx8-1 DATA IN HIGH IMPEDANCE CS SCK HOLD SO tCD tHD tHD tCD tLZ tHZ HIGH IMPEDANCE proper number of clock cycles to start an internal write cycle. Access to the array during an internal write cycle is ignored and program-ming is continued. On power up, SO is in a high impedance. When powering down, the supply should be taken down to 0V, so that the CAT25C32/64 will be reset when power is ramped back up. If this is not possible, then, following a brown-out episode, the CAT25C32/64 can be reset by refreshing the contents of the Status Regis- ter (See Application Note AN10). |
유사한 부품 번호 - CAT25C64Y20SE-1.8TE13 |
|
유사한 설명 - CAT25C64Y20SE-1.8TE13 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |