전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM49BDS640AHD8I 데이터시트(PDF) 7 Page - SPANSION

부품명 AM49BDS640AHD8I
상세설명  Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write
Download  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SPANSION [SPANSION]
홈페이지  http://www.spansion.com
Logo SPANSION - SPANSION

AM49BDS640AHD8I 데이터시트(HTML) 7 Page - SPANSION

Back Button AM49BDS640AHD8I Datasheet HTML 3Page - SPANSION AM49BDS640AHD8I Datasheet HTML 4Page - SPANSION AM49BDS640AHD8I Datasheet HTML 5Page - SPANSION AM49BDS640AHD8I Datasheet HTML 6Page - SPANSION AM49BDS640AHD8I Datasheet HTML 7Page - SPANSION AM49BDS640AHD8I Datasheet HTML 8Page - SPANSION AM49BDS640AHD8I Datasheet HTML 9Page - SPANSION AM49BDS640AHD8I Datasheet HTML 10Page - SPANSION AM49BDS640AHD8I Datasheet HTML 11Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 84 page
background image
December 5, 2003
Am49BDS640AH
5
A D VA NCE
I N FO RM ATIO N
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . 44
Figure 8. Maximum Negative Overshoot Waveform ....................... 44
Figure 9. Maximum Positive Overshoot Waveform......................... 44
Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . 44
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 45
CMOS Compatible . . . . . . . . . . . . . . . . . . . . . . . . . 45
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Figure 10. Test Setup...................................................................... 46
Table 18. Test Specifications ..........................................................46
Key to Switching Waveforms . . . . . . . . . . . . . . . 46
Switching Waveforms . . . . . . . . . . . . . . . . . . . . . 46
Figure 11. Input Waveforms and Measurement Levels .................. 46
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 47
VCC Power-up ......................................................................... 47
Figure 12. VCC Power-up Diagram ................................................. 47
Synchronous/Burst Read ....................................................... 48
Figure 13. CLK Synchronous Burst Mode Read (rising active CLK)....
49
Figure 14. CLK Synchronous Burst Mode Read (Falling Active Clock)
49
Figure 15. Synchronous Burst Mode Read ..................................... 50
Figure 16. 8-word Linear Burst with Wrap Around .......................... 50
Figure 17. Linear Burst with RDY Set One Cycle Before Data ....... 51
Figure 18. Reduced Wait-state Handshake Burst Suspend/Resume at
an even address.............................................................................. 52
Figure 19. Reduced Wait-state Handshake Burst Suspend/Resume at
an odd address ............................................................................... 52
Figure 20. Reduced Wait-state Handshake Burst Suspend/Resume at
address 3Eh (or offset from 3Eh) .................................................... 53
Figure 21. Reduced Wait-state Handshake Burst SuspendResume at
address 3Fh (or offset from 3Fh by a multiple of 64) ...................... 53
Figure 22. Standard Handshake Burst Suspend prior to Inital Access
54
Figure 23. Standard Handshake Burst Suspend at or after Inital Ac-
cess................................................................................................. 54
Figure 24. Standard Handshake Burst Suspend at address 3Fh (start-
ing address 3Dh or earlier).............................................................. 55
Figure 25. Standard Handshake Burst Suspend at address 3Eh/3Fh
(without a valid Initial Access) ......................................................... 55
Figure 26. Standard Handshake Burst Suspend at address 3Eh/3Fh
(with 1 Access CLK)........................................................................ 56
Figure 27. Read Cycle for Continuous Suspend............................. 56
Asynchronous Mode Read .................................................... 57
Figure 28. Asynchronous Mode Read with Latched Addresses .... 58
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Figure 29. Asynchronous Mode Read............................................ 58
Figure 30. Reset Timings ............................................................... 59
Erase/Program Operations ..................................................... 60
Figure 31. Asynchronous Program Operation Timings: AVD# Latched
Addresses ...................................................................................... 61
Figure 32. Asynchronous Program Operation Timings: WE# Latched
Addresses ...................................................................................... 62
Figure 33. Synchronous Program Operation Timings: WE# Latched
Addresses ...................................................................................... 63
Figure 34. Synchronous Program Operation Timings: CLK Latched
Addresses ...................................................................................... 64
Figure 35. Chip/Sector Erase Command Sequence ...................... 65
Figure 36. Accelerated Unlock Bypass Programming Timing........ 66
Figure 37. Data# Polling Timings (During Embedded Algorithm) .. 67
Figure 38. Toggle Bit Timings (During Embedded Algorithm)........ 67
Figure 39. Synchronous Data Polling Timings/Toggle Bit Timings 68
Figure 40. DQ2 vs. DQ6................................................................. 68
Temporary Sector Unprotect .................................................. 69
Figure 41. Temporary Sector Unprotect Timing Diagram .............. 69
Figure 42. Sector/Sector Block Protect and
Unprotect Timing Diagram ............................................................. 70
Figure 43. Latency with Boundary Crossing .................................. 71
Figure 44. Latency with Boundary Crossing
into Program/Erase Bank ............................................................... 72
Figure 45. Example of Wait States Insertion.................................. 73
Figure 46. Back-to-Back Read/Write Cycle Timings ...................... 74
BGA Ball Capacitance . . . . . . . . . . . . . . . . . . . . . 75
Data Retention. . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
PSRAM DC and Operating Characteristics . . . . 76
Figure 47. Timing of Read Cycle (CE1#s = OE# = VIL, WE# = CE2 =
VIH) ................................................................................................ 78
Figure 48. Timing Waveform of Read Cycle (WE# = VIH) ............. 78
Figure 49. Timing Waveform of Write Cycle (WE# Control............ 79
Figure 50. Timing Waveform of Write Cycle (CE1#s Control, CE2s =
High)............................................................................................... 80
TLB089—89-ball Fine-Pitch Ball Grid Array (FBGA)
10 x 8 mm Package ................................................................ 81
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 82


유사한 부품 번호 - AM49BDS640AHD8I

제조업체부품명데이터시트상세설명
logo
Analog Power
AM4902N ANALOGPOWER-AM4902N Datasheet
166Kb / 3P
   N-Channel 60-V (D-S) MOSFET
logo
VBsemi Electronics Co.,...
AM4902N-T1-PF VBSEMI-AM4902N-T1-PF Datasheet
1Mb / 9P
   Dual N-Channel 60 V (D-S) 175 째C MOSFET
logo
Analog Power
AM4910N ANALOGPOWER-AM4910N Datasheet
197Kb / 6P
   Dual N-Channel 30-V (D-S) MOSFET
logo
SHENZHEN DOINGTER SEMIC...
AM4910N DOINGTER-AM4910N Datasheet
1Mb / 4P
   N-Channel MOSFET uses advanced trench technology
logo
VBsemi Electronics Co.,...
AM4910N-T1-PF VBSEMI-AM4910N-T1-PF Datasheet
1Mb / 9P
   Dual N-Channel 30 V (D-S) MOSFET
More results

유사한 설명 - AM49BDS640AHD8I

제조업체부품명데이터시트상세설명
logo
SPANSION
S29JL064J70TFI000 SPANSION-S29JL064J70TFI000 Datasheet
1Mb / 61P
   CMOS 3.0 Volt-Only, Simultaneous Read/Write Flash Memory
S71WS512NE0BFWZZ SPANSION-S71WS512NE0BFWZZ Datasheet
2Mb / 142P
   Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt
S71NS-N-MCP SPANSION-S71NS-N-MCP Datasheet
351Kb / 12P
   MirrorBit 1.8 Volt-only Simultaneous Read/Write, Burst-mode Multiplexed Flash Memory
S71NS-N SPANSION-S71NS-N Datasheet
574Kb / 13P
   MirrorBit짰 1.8 Volt-only Simultaneous Read/Write, Burst-mode Multiplexed Flash Memory
logo
Advanced Micro Devices
AM29DL640D AMD-AM29DL640D Datasheet
1Mb / 54P
   64 Megabit CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
logo
SPANSION
S71WS-P SPANSION-S71WS-P Datasheet
277Kb / 10P
   1.8 Volt-only x16 Simultaneous Read/Write, Burst Mode Flash Memory with CellularRAM
S29WS-NL SPANSION-S29WS-NL Datasheet
1Mb / 99P
   256/128/64 MEGABIT CMOS 1.8 VOLT ONLY SIMULTANEOUS READ/WRITE BURST MODE FLASH MEMORY
S29NS-J SPANSION-S29NS-J Datasheet
1Mb / 85P
   110 nm CMOS 1.8-Volt only Simultaneous Read/Write, Burst Mode Flash Memories
S29CD032G SPANSION-S29CD032G Datasheet
1Mb / 93P
   CMOS 2.5 VOLT ONLY BURST MODE DUAL BOOT, SIMULTANEOUS READ /WRITE FLASH MEMORY
S29PL127J SPANSION-S29PL127J Datasheet
1Mb / 106P
   CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com