전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ISL1208IU8 데이터시트(PDF) 4 Page - Intersil Corporation

부품명 ISL1208IU8
상세설명  Low Power RTC with Battery Backed SRAM
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTERSIL [Intersil Corporation]
홈페이지  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL1208IU8 데이터시트(HTML) 4 Page - Intersil Corporation

  ISL1208IU8 Datasheet HTML 1Page - Intersil Corporation ISL1208IU8 Datasheet HTML 2Page - Intersil Corporation ISL1208IU8 Datasheet HTML 3Page - Intersil Corporation ISL1208IU8 Datasheet HTML 4Page - Intersil Corporation ISL1208IU8 Datasheet HTML 5Page - Intersil Corporation ISL1208IU8 Datasheet HTML 6Page - Intersil Corporation ISL1208IU8 Datasheet HTML 7Page - Intersil Corporation ISL1208IU8 Datasheet HTML 8Page - Intersil Corporation ISL1208IU8 Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 21 page
background image
4
FN8085.5
August 23, 2006
Cpin
SDA and SCL Pin Capacitance
TA = 25°C, f = 1MHz, VDD = 5V,
VIN =0V, VOUT = 0V
10
pF
fSCL
SCL Frequency
400
kHz
tIN
Pulse width Suppression Time at SDA
and SCL Inputs
Any pulse narrower than the max spec
is suppressed.
50
ns
tAA
SCL Falling Edge to SDA Output Data
Valid
SCL falling edge crossing 30% of VDD,
until SDA exits the 30% to 70% of VDD
window.
900
ns
tBUF
Time the Bus Must Be Free Before the
Start of a New Transmission
SDA crossing 70% of VDD during a
STOP condition, to SDA crossing 70%
of VDD during the following START
condition.
1300
ns
tLOW
Clock LOW Time
Measured at the 30% of VDD crossing.
1300
ns
tHIGH
Clock HIGH Time
Measured at the 70% of VDD crossing.
600
ns
tSU:STA
START Condition Setup Time
SCL rising edge to SDA falling edge.
Both crossing 70% of VDD.
600
ns
tHD:STA
START Condition Hold Time
From SDA falling edge crossing 30% of
VDD to SCL falling edge crossing 70%
of VDD.
600
ns
tSU:DAT
Input Data Setup Time
From SDA exiting the 30% to 70% of
VDD window, to SCL rising edge
crossing 30% of VDD
100
ns
tHD:DAT
Input Data Hold Time
From SCL falling edge crossing 30% of
VDD to SDA entering the 30% to 70%
of VDD window.
20
900
ns
tSU:STO
STOP Condition Setup Time
From SCL rising edge crossing 70% of
VDD, to SDA rising edge crossing 30%
of VDD.
600
ns
tHD:STO
STOP Condition Hold Time
From SDA rising edge to SCL falling
edge. Both crossing 70% of VDD.
600
ns
tDH
Output Data Hold Time
From SCL falling edge crossing 30% of
VDD, until SDA enters the 30% to 70%
of VDD window.
0ns
tR
SDA and SCL Rise Time
From 30% to 70% of VDD
20 +
0.1 x Cb
300
ns
tF
SDA and SCL Fall Time
From 70% to 30% of VDD
20 +
0.1 x Cb
300
ns
Cb
Capacitive Loading of SDA or SCL
Total on-chip and off-chip
10
400
pF
Rpu
SDA and SCL Bus Pull-Up Resistor
Off-Chip
Maximum is determined by tR and tF.
For Cb = 400pF, max is about 2~2.5k
Ω.
For Cb = 40pF, max is about 15~20k
1k
NOTES:
1. IRQ & FOUT Inactive.
2. LPMODE = 0 (default).
3. In order to ensure proper timekeeping, the VDD SR- specification must be followed.
4. Typical values are for T = 25°C and 3.3V supply voltage.
Serial Interface Specifications
Over the recommended operating conditions unless otherwise specified. (Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
(Note 4)
MAX
UNITS
NOTES
ISL1208


유사한 부품 번호 - ISL1208IU8

제조업체부품명데이터시트상세설명
logo
Intersil Corporation
ISL1208IU8 INTERSIL-ISL1208IU8 Datasheet
393Kb / 21P
   I2C Real Time Clock/Calendar
ISL1208IU8 INTERSIL-ISL1208IU8 Datasheet
406Kb / 24P
   Low Power RTC with Battery Backed SRAM
logo
Renesas Technology Corp
ISL1208IU8 RENESAS-ISL1208IU8 Datasheet
1,010Kb / 24P
   I2C Real Time Clock/Calendar, Low Power RTC with Battery Backed SRAM
logo
Intersil Corporation
ISL1208IU8-TK INTERSIL-ISL1208IU8-TK Datasheet
393Kb / 21P
   I2C Real Time Clock/Calendar
ISL1208IU8-TK INTERSIL-ISL1208IU8-TK Datasheet
406Kb / 24P
   Low Power RTC with Battery Backed SRAM
More results

유사한 설명 - ISL1208IU8

제조업체부품명데이터시트상세설명
logo
Intersil Corporation
ISL1218 INTERSIL-ISL1218 Datasheet
351Kb / 21P
   Low Power RTC with Battery Backed SRAM
ISL1208IRT8Z INTERSIL-ISL1208IRT8Z Datasheet
406Kb / 24P
   Low Power RTC with Battery Backed SRAM
logo
Renesas Technology Corp
ISL1218 RENESAS-ISL1218 Datasheet
883Kb / 21P
   Low Power RTC with Battery Backed SRAM
logo
Intersil Corporation
ISL12022MR5421 INTERSIL-ISL12022MR5421 Datasheet
401Kb / 29P
   Low Power RTC with Battery Backed SRAM, Integrated 5ppm
ISL1221 INTERSIL-ISL1221 Datasheet
649Kb / 24P
   Low Power RTC with Battery Backed
ISL1209 INTERSIL-ISL1209 Datasheet
416Kb / 24P
   Low Power RTC with Battery Backed SRAM and Event Detection
ISL1219 INTERSIL-ISL1219 Datasheet
643Kb / 24P
   Low Power RTC with Battery Backed SRAM and Event Detection
ISL1209 INTERSIL-ISL1209_06 Datasheet
358Kb / 24P
   Low Power RTC with Battery Backed SRAM and Event Detection
logo
Renesas Technology Corp
ISL1219 RENESAS-ISL1219 Datasheet
994Kb / 24P
   Low Power RTC with Battery Backed SRAM and Event Detection
ISL1209 RENESAS-ISL1209 Datasheet
998Kb / 25P
   Low Power RTC with Battery Backed SRAM and Event Detection
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com