전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN74SSTU32864DZKER 데이터시트(PDF) 1 Page - Texas Instruments

부품명 SN74SSTU32864DZKER
상세설명  25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

SN74SSTU32864DZKER 데이터시트(HTML) 1 Page - Texas Instruments

  SN74SSTU32864DZKER Datasheet HTML 1Page - Texas Instruments SN74SSTU32864DZKER Datasheet HTML 2Page - Texas Instruments SN74SSTU32864DZKER Datasheet HTML 3Page - Texas Instruments SN74SSTU32864DZKER Datasheet HTML 4Page - Texas Instruments SN74SSTU32864DZKER Datasheet HTML 5Page - Texas Instruments SN74SSTU32864DZKER Datasheet HTML 6Page - Texas Instruments SN74SSTU32864DZKER Datasheet HTML 7Page - Texas Instruments SN74SSTU32864DZKER Datasheet HTML 8Page - Texas Instruments SN74SSTU32864DZKER Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 20 page
background image
www.ti.com
FEATURES
DESCRIPTION/ORDERING INFORMATION
SN74SSTU32864D
25-BIT CONFIGURABLE REGISTERED BUFFER
WITH SSTL_18 INPUTS AND OUTPUTS
SCES623A – FEBRUARY 2005 – REVISED APRIL 2005
Differential Clock (CLK and CLK) Inputs
Member of the Texas Instruments Widebus+™
Supports LVCMOS Switching Levels on
Family
Control and RESET Inputs
Pinout Optimizes DDR2 DIMM PCB Layout
RESET Input Disables Differential Input
Receivers, Resets All Registers, and Forces
Configurable as 25-Bit 1:1 or 14-Bit 1:2
All Outputs Low
Registered Buffer
Latch-Up Performance Exceeds 100 mA Per
Chip-Select Inputs Gate Data Outputs From
JESD 78, Class II
Changing State and Minimize System Power
Consumption
ESD Protection Exceeds JESD 22
Output Edge-Control Circuitry Minimizes
– 5000-V Human-Body Model (A114-A)
Switching Noise in Unterminated Line
– 150-V Machine Model (A115-A)
Supports SSTL_18 Data Inputs
– 1000-V Charged-Device Model (C101)
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. In the 1:1
pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout
configuration, two devices per DIMM are required to drive 18 SDRAM loads.
All inputs are SSTL_18, except the LVCMOS reset (RESET) and LVCMOS control (Cn) inputs. All outputs are
edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_18 specifications.
The SN74SSTU32864D operates from a differential clock (CLK and CLK). Data are registered at the crossing of
CLK going high and CLK going low.
The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to
register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to
14-bit 1:2 (when high). C0 and C1 should not be switched during normal operation. They should be hard-wired to
a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration, the
A6, D6, and H6 terminals are driven low and should not be used.
In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and
CLK. Therefore, no timing relationship can be ensured between the two. When entering reset, the register is
cleared and the data outputs are driven low quickly, relative to the time to disable the differential input receivers.
However, when coming out of reset, the register becomes active quickly, relative to the time required to enable
the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the
low-to-high transition of RESET until the input receivers are fully enabled, the design of the SN74SSTU32864D
must ensure that the outputs remain low, thus ensuring no glitches on the output.
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the
low state during power up.
ORDERING INFORMATION
TA
PACKAGE(1)
ORDERABLE PART NUMBER
TOP-SIDE MARKING
LFBGA – GKE
Tape and reel
SN74SSTU32864DGKER
0°C to 70°C
SU864D
LFBGA – ZKE
Tape and reel
SN74SSTU32864DZKER
(1)
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus+ is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Copyright © 2005, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.


유사한 부품 번호 - SN74SSTU32864DZKER

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74SSTU32864 TI-SN74SSTU32864 Datasheet
389Kb / 14P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
SN74SSTU32864C TI-SN74SSTU32864C Datasheet
304Kb / 18P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS
SN74SSTU32864CGKER TI-SN74SSTU32864CGKER Datasheet
304Kb / 18P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS
SN74SSTU32864CZKER TI-SN74SSTU32864CZKER Datasheet
304Kb / 18P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS
SN74SSTU32864GKER TI-SN74SSTU32864GKER Datasheet
389Kb / 14P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
More results

유사한 설명 - SN74SSTU32864DZKER

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74SSTU32864 TI-SN74SSTU32864 Datasheet
389Kb / 14P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
SN74SSTU32864 TI-SN74SSTU32864_V01 Datasheet
567Kb / 20P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
SN74SSTU32864C TI-SN74SSTU32864C Datasheet
304Kb / 18P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS
74SSTUB32864A TI1-74SSTUB32864A Datasheet
519Kb / 19P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER
logo
Integrated Circuit Syst...
ICSSSTU32864 ICST-ICSSSTU32864 Datasheet
110Kb / 11P
   25-Bit Configurable Registered Buffer
logo
Texas Instruments
SN74SSTUB32864 TI-SN74SSTUB32864_V01 Datasheet
482Kb / 18P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER
SN74SSTUB32864 TI1-SN74SSTUB32864 Datasheet
482Kb / 18P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER
SN74SSTV16857 TI1-SN74SSTV16857_13 Datasheet
902Kb / 12P
[Old version datasheet]   14-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
SN74SSTV32877 TI1-SN74SSTV32877 Datasheet
392Kb / 12P
[Old version datasheet]   26-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
SN74SSTV32867-EP TI1-SN74SSTV32867-EP Datasheet
359Kb / 11P
[Old version datasheet]   26-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND LVCMOS OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com