전자부품 데이터시트 검색엔진 |
|
AD7764BRUZ-REEL7 데이터시트(PDF) 9 Page - Analog Devices |
|
AD7764BRUZ-REEL7 데이터시트(HTML) 9 Page - Analog Devices |
9 / 32 page AD7764 Rev. 0 | Page 9 of 32 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VOUTA+ VINA+ VOUTA– AVDD2 VIN+ VIN– VINA– VREF+ REFGND AVDD4 RBIAS AGND1 AVDD1 AGND3 OVERRANGE SCO FSI SDO FSO AVDD2 AGND2 MCLK SYNC SDI RESET/PWRDWN DVDD DEC_RATE AVDD3 AD7764 TOP VIEW (Not to Scale) Figure 5. 28-Lead TSSOP Pin Configuration Table 5. Pin Function Descriptions Pin No. Mnemonic Description 24 AVDD1 2.5 V Power Supply for Modulator. This pin should be decoupled to AGND1 (Pin 23) with a 100 nF capacitor. 7 and 21 AVDD2 5 V Power Supply. Pin 7 should be decoupled to AGND3 (Pin 8) with a 100 nF capacitor. Pin 21 should be decoupled to AGND1 (Pin 23) with a 100 nF capacitor. 28 AVDD3 3.3 V to 5 V Power Supply for Differential Amplifier. This pin should be decoupled to the ground plane with a 100 nF capacitor. 25 AVDD4 3.3 V to 5 V Power Supply for Reference Buffer. This pin should be decoupled to AGND1 (Pin 23) with a 100 nF capacitor. 17 DVDD 2.5 V Power Supply for Digital Circuitry and FIR Filter. This pin should be decoupled to the ground plane with a 100 nF capacitor. 22 RBIAS Bias Current Setting Pin. A resistor must be inserted between this pin and AGND. For more details, see the Bias Resistor Selection section. 23 AGND1 Power Supply Ground for Analog Circuitry. 20 AGND2 Power Supply Ground for Analog Circuitry. 8 AGND3 Power Supply Ground for Analog Circuitry. 26 REFGND Reference Ground. Ground connection for the reference voltage. 27 VREF+ Reference Input. 1 VINA− Negative Input to Differential Amplifier. 2 VOUTA+ Positive Output from Differential Amplifier. 3 VINA+ Positive Input to Differential Amplifier. 4 VOUTA− Negative Output from Differential Amplifier. 5 VIN− Negative Input to the Modulator. 6 VIN+ Positive Input to the Modulator. 9 OVERRANGE Overrange Pin. This pin outputs a logic high to indicate that the user has applied an analog input that is approaching the limit of the analog input to the modulator. 10 SCO Serial Clock Out. This clock signal is derived from the internal ICLK signal. The frequency of this clock is equal to ICLK. See the Clocking the AD7764 section for further details. 11 FSO Frame Sync Out. This signal frames the serial data output and is 32 SCO periods wide. 12 SDO Serial Data Out. Data and status are output on this pin during each serial transfer. Each bit is clocked out on an SCO rising edge and is valid on the falling edge. See the AD7764 Interface section for further details. 13 SDI Serial Data In. The first data bit (MSB) must be valid on the next SCO falling edge after the FSI event is latched. 32 bits are required for each write; the first 16-bit word contains the device and register address, and the second word contains the data. See the AD7764 Interface section for further details. |
유사한 부품 번호 - AD7764BRUZ-REEL7 |
|
유사한 설명 - AD7764BRUZ-REEL7 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |