전자부품 데이터시트 검색엔진 |
|
DAC8871SBPWR 데이터시트(PDF) 7 Page - Burr-Brown (TI) |
|
|
DAC8871SBPWR 데이터시트(HTML) 7 Page - Burr-Brown (TI) |
7 / 19 page www.ti.com TIMING CHARACTERISTICS: V DD = +5V (1) (2) DAC8871 SBAS396 – JUNE 2007 At –40 °C to +105°C, unless otherwise noted. PARAMETER MIN MAX UNIT tSCK SCLK period 20 ns tWSCK SCLK high or low time 10 ns tDelay Delay from SCLK high to CS low 10 ns tLead CS enable lead time 10 ns tLag CS enable lag time 10 ns tDSCLK Delay from CS high to SCLK high 10 ns tTD CS high between active period 30 ns tSU Data setup time (input) 10 ns tHO Data hold time (input) 0 ns tWLDAC LDAC width 30 ns tDLDAC Delay from CS high to LDAC low 30 ns tRST Reset (RST) low 10 ns VDD high to CS low (power-up delay) 10 µs (1) Assured by design. Not production tested. (2) Sample tested during the initial release and after any redesign or process changes that may affect this parameter. 7 Submit Documentation Feedback |
유사한 부품 번호 - DAC8871SBPWR |
|
유사한 설명 - DAC8871SBPWR |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |