전자부품 데이터시트 검색엔진 |
|
74LVC1G34GF 데이터시트(PDF) 1 Page - NXP Semiconductors |
|
74LVC1G34GF 데이터시트(HTML) 1 Page - NXP Semiconductors |
1 / 15 page 1. General description The 74LVC1G34 provides a low-power, low-voltage single buffer. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times. 2. Features s Wide supply voltage range from 1.65 V to 5.5 V s 5 V tolerant inputs for interfacing with 5 V logic s High noise immunity s Complies with JEDEC standard: x JESD8-7 (1.65 V to 1.95 V) x JESD8-5 (2.3 V to 2.7 V) x JESD8-B/JESD36 (2.7 V to 3.6 V). s ±24 mA output drive (V CC = 3.0 V) s ESD protection: x HBM JESD22-A114E exceeds 2000 V x MM JESD22-A115-A exceeds 200 V s CMOS low power consumption s Latch-up performance exceeds 250 mA s Direct interface with TTL levels s Multiple package options s Specified from −40 °Cto+85 °C and −40 °C to +125 °C 74LVC1G34 Single buffer Rev. 02 — 21 May 2007 Product data sheet |
유사한 부품 번호 - 74LVC1G34GF |
|
유사한 설명 - 74LVC1G34GF |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |