전자부품 데이터시트 검색엔진 |
|
AD7767BRUZ-2-RL7 데이터시트(PDF) 9 Page - Analog Devices |
|
AD7767BRUZ-2-RL7 데이터시트(HTML) 9 Page - Analog Devices |
9 / 24 page AD7767 Rev. 0 | Page 9 of 24 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 2 3 4 5 6 7 8 VREF+ REFGND VIN+ SYNC/PD AGND VIN– AVDD DVDD 16 15 14 13 12 11 10 9 SDI MCLK SCLK SDO VDRIVE DGND DRDY CS AD7767/ AD767-1/ AD7767-2 TOP VIEW (Not to Scale) Figure 6. 16-Lead TSSOP Pin Configuration Table 5. Pin Function Descriptions Pin No. Mnemonic Description 1 AVDD +2.5 V Analog Power Supply. 2 VREF+ Reference Input for the AD7767. An external reference must be applied to this input pin. The VREF+ input can range from 2.4 V to 5 V. The reference voltage input is independent of the voltage magnitude applied to the AVDD pin. 3 REFGND Reference Ground. Ground connection for the reference voltage. The input reference voltage (VREF+) should be decoupled to this pin. 4 VIN+ Positive Input of the Differential Analog Input. 5 VIN− Negative Input of the Differential Analog Input. 6 AGND Power Supply Ground for Analog Circuitry. 7 SYNC/PD Synchronization and Power-Down Input Pin. This pin has dual functionality. It can be used to synchronize multiple AD7767 devices and/or put the AD7767 device into power-down mode. See the Power-Down, Reset, and Synchronization section for further details. 8 DVDD Digital Power Supply Input. This pin can be connected directly to VDRIVE. 9 VDRIVE Logic Power Supply Input, +1.8 V to +3.6 V. The voltage supplied at this pin determines the operating voltage of the digital logic interface. 10 SDO Serial Data Output (SDO). The conversion result from the AD7767 is output on the SDO pin as a 24-bit, twos complement, MSB first, serial data stream. 11 DGND Digital Logic Power Supply Ground. 12 DRDY Data Ready Output. A falling edge on the DRDY signal indicates that a new conversion data result is available in the output register of the AD7767. See the AD7767 Interface section for further details. 13 SCLK Serial Clock Input. The SCLK input provides the serial clock for all serial data transfers with the AD7767 device. See the AD7767 Interface section for further details. 14 MCLK Master Clock Input. The AD7767 sampling frequency is equal to the MCLK frequency. 15 SDI Serial Data Input. This is the daisy chain input of the AD7767. See the Daisy Chaining section for further details. 16 CS Chip Select Input. The CS input selects the AD7767 device and acts as an enable on the SDO pin. In cases where CS is used, the MSB of the conversion result is clocked onto the SDO line on the CS falling edge. The CS input allows multiple AD7767 devices to share the same SDO line. This allows the user to select the appropriate device by supplying it with a logic low CS signal, which enables the SDO pin of the device concerned. See the AD7767 Interface section for further details. |
유사한 부품 번호 - AD7767BRUZ-2-RL7 |
|
유사한 설명 - AD7767BRUZ-2-RL7 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |