전자부품 데이터시트 검색엔진 |
|
74LV86DB 데이터시트(PDF) 2 Page - NXP Semiconductors |
|
74LV86DB 데이터시트(HTML) 2 Page - NXP Semiconductors |
2 / 15 page 74LV86_3 © NXP B.V. 2007. All rights reserved. Product data sheet Rev. 03 — 27 November 2007 2 of 15 NXP Semiconductors 74LV86 Quad 2-input exclusive-OR gate 4. Functional diagram 5. Pinning information 5.1 Pinning Fig 1. Logic symbol Fig 2. IEC logic symbol mna787 1A 1B 1Y 2 1 3 2A 2B 2Y 5 4 6 3A 3B 3Y 10 9 8 4A 4B 4Y 13 12 11 mna786 3 =1 =1 =1 =1 2 1 6 5 4 8 10 9 11 13 12 Fig 3. Logic diagram (one gate) mna788 Y A B (1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input. Fig 4. Pin configuration DIP14, SO14 and (T)SSOP14 Fig 5. Pin configuration DHVQFN14 86 1A VCC 1B 4B 1Y 4A 2A 4Y 2B 3B 2Y 3A GND 3Y 001aad103 1 2 3 4 5 6 7 8 10 9 12 11 14 13 001aah098 74LV86 Transparent top view VCC(1) 2Y 3A 2B 3B 2A 4Y 1Y 4A 1B 4B 6 9 5 10 4 11 3 12 2 13 terminal 1 index area |
유사한 부품 번호 - 74LV86DB |
|
유사한 설명 - 74LV86DB |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |