전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LF3312 데이터시트(PDF) 7 Page - LOGIC Devices Incorporated

부품명 LF3312
상세설명  12-Mbit Frame Buffer / FIFO
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LODEV [LOGIC Devices Incorporated]
홈페이지  http://www.logicdevices.com
Logo LODEV - LOGIC Devices Incorporated

LF3312 데이터시트(HTML) 7 Page - LOGIC Devices Incorporated

Back Button LF3312 Datasheet HTML 3Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 4Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 5Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 6Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 7Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 8Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 9Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 10Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 11Page - LOGIC Devices Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 33 page
background image
DEVICES INCORPORATED
LF3312
12-Mbit Frame Buffer / FIFO
Preliminary Datasheet
LOGIC Devices Incorporated
August 8, 2006 LDS.3312 O
Video Imaging Product
7
Random Access mode (OPMODE = 1)
Random Access mode is a single-channel FIFO mode, with the capability of either full-time write or read
pointer Random Accessability. This mode also supports write and read pointer jumps to arbitrary locations
throughout the address space. Unlike Asynchronous Single-Channel FIFO mode (OPMODE=3), Random
Access mode does not disable memory reads when the read pointer catches up to the write pointer.
Write pointer manipulation can be done through setting (jumping) the write pointer to the 24bit address
via the BIN and BOUT ports or to the ALATENCY configuration register. Read pointer manipulation can
be done through setting (jumping) the write pointer to the 24bit address via the BIN and BOUT ports or
to the BLATENCY configuration register. Periodic write and read pointer jumping can be accomplished by
supplying an address through either the BOUT/BIN address or the A or BLATENCY registers. Continuous
random access can only be accomplished through the use of the BOUT/BIN ports. When the write/read
pointers are not being set to an address, they increment sequentially.
In OPMODE 1, when BSET = 1 and BCLR = 0 the write pointer is set to the address supplied by
the BOUT/BIN ports when ASET is brought LOW. AWCLK and BWCLK must be tied together as must
AWEN and BWEN. In other words, on each active write clock cycle (rising edge of AWCLK for which
AWEN was LOW two rising edges of AWCLK previously), the user directs the write pointer to any
desired memory location, using what are otherwise the second channel data input and output ports. In
this application, BOUT[11:0] denotes the vertical (row) component, and BIN[11:0], the horizontal
(column) component, of a Cartesian set. Setting the control register ROW_LENGTH to the frame’s line
(row) length internally defines the Cartesian coordinates. Or, if desired, the concatenation of BOUT[11:0] in
front of BIN[11:0] represents a single 24-bit linear address. The user governs the mapping of (BOUT,BIN)
to the internal memory space by setting the parameter ROW_LENGTH such that ADDRESS = BOUT *
ROW_LENGTH + BIN. A ROW_LENGTH setting of 0 is interpreted as 4096, such that ADDRESS = a
24-bit concatenation of {BOUT,BIN} for this particular value. For a standard D1 video application with 1716
samples per line, the user would set ROW_LENGTH to 1716 decimal = 6B4 hex. Offset circuitry within the
LF3312 permits the user to cascade several chips in parallel and to use them collectively as a single large
memory with a seamless address space. Data are read out sequentially by rising edges of RCLK, under
the control of AREN (read enable), RSET (read pointer force to constant), and RCLR (read pointer clear to
0). Holding ASET LOW keeps the device continuously in random access write mode. Releasing ASET to its
HIGH state causes the chip to continue to write sequentially from the last-loaded address.
In OPMODE 1, when BCLR = 1, BSET = 0, MARK_SEL = 1, the read pointer is set to the address
supplied by the BOUT/BIN ports when RSET is brought LOW. AWCLK and BWCLK must be tied together
as well as AREN and BREN. As mentioned above, BOUT[11:0] represents the upper bits or the vertical
(row) address, whereas BIN[11:0] represents the lower bits or the horizontal (column) address. Releasing
RSET HIGH causes the read address pointer to increment from its last assigned location to the next
sequential address.
Operating Modes


유사한 부품 번호 - LF3312

제조업체부품명데이터시트상세설명
logo
LOGIC Devices Incorpora...
LF3310 LODEV-LF3310 Datasheet
287Kb / 21P
   Horizontal / Vertical Digital Image Filter
LF3310QC12 LODEV-LF3310QC12 Datasheet
287Kb / 21P
   Horizontal / Vertical Digital Image Filter
LF3310QC15 LODEV-LF3310QC15 Datasheet
287Kb / 21P
   Horizontal / Vertical Digital Image Filter
LF3311 LODEV-LF3311 Datasheet
947Kb / 24P
   Horizontal / Vertical Digital Image Filter
More results

유사한 설명 - LF3312

제조업체부품명데이터시트상세설명
logo
Cypress Semiconductor
CYFB0072V CYPRESS-CYFB0072V Datasheet
486Kb / 27P
   72-Mbit Video Frame Buffer
logo
LOGIC Devices Incorpora...
LF3304 LODEV-LF3304 Datasheet
130Kb / 12P
   Dual Line Buffer/FIFO
logo
List of Unclassifed Man...
WD1510 ETC1-WD1510 Datasheet
332Kb / 4P
   LIFO/FIFO Buffer Register
logo
Fairchild Semiconductor
74F433 FAIRCHILD-74F433 Datasheet
166Kb / 16P
   First-In First-Out (FIFO) Buffer Memory
logo
AverLogic Technologies ...
AL422B AVERLOGIC-AL422B Datasheet
30Kb / 2P
   3M-Bit Frame Buffer
logo
Fairchild Semiconductor
74F403A FAIRCHILD-74F403A Datasheet
167Kb / 15P
   First-In First-Out (FIFO) Buffer Memory
9403A FAIRCHILD-9403A Datasheet
156Kb / 16P
   First-In First-Out (FIFO) Buffer Memory
logo
Texas Instruments
TMS4024 TI-TMS4024 Datasheet
172Kb / 5P
[Old version datasheet]   9 X 64 DIGITAL STORAGE BUFFER (FIFO)
logo
Renesas Technology Corp
R8A66174SP RENESAS-R8A66174SP Datasheet
468Kb / 12P
   PARALLEL-IN SERIAL-OUT DATA BUFFER WITH FIFO
logo
Mitsubishi Electric Sem...
M66300P MITSUBISHI-M66300P Datasheet
393Kb / 10P
   PARALLEL-IN SERIAL-OUT DATA BUFFER WITH FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com