전자부품 데이터시트 검색엔진 |
|
CD74HC174MTG4 데이터시트(PDF) 1 Page - Texas Instruments |
|
CD74HC174MTG4 데이터시트(HTML) 1 Page - Texas Instruments |
1 / 14 page 1 Data sheet acquired from Harris Semiconductor SCHS159C Features • Buffered Positive Edge Triggered Clock • Asynchronous Common Reset • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH Description The ’HC174 and ’HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip- flops. They possess low power and speeds comparable to low power Schottky TTL circuits. The devices contain six master- slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The MR input, when low, sets all outputs to a low state. Each output can drive ten low power Schottky TTL equivalent loads. The ’HCT174 is functional as well as, pin compatible to the ’LS174. Pinout CD54HC174, CD54HCT174 (CERDIP) CD74HC174, CD74HCT174 (PDIP, SOIC) TOP VIEW Ordering Information PART NUMBER TEMP. RANGE (oC) PACKAGE CD54HC174F3A -55 to 125 16 Ld CERDIP CD54HCT174F3A -55 to 125 16 Ld CERDIP CD74HC174E -55 to 125 16 Ld PDIP CD74HC174M -55 to 125 16 Ld SOIC CD74HC174MT -55 to 125 16 Ld SOIC CD74HC174M96 -55 to 125 16 Ld SOIC CD74HCT174E -55 to 125 16 Ld PDIP CD74HCT174M -55 to 125 16 Ld SOIC CD74HCT174MT -55 to 125 16 Ld SOIC CD74HCT174M96 -55 to 125 16 Ld SOIC NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250. MR Q0 D0 D1 Q1 D2 GND VCC Q5 D5 D4 Q4 D3 Q3 14 15 16 9 13 12 11 10 1 2 3 4 5 7 6 8 CP Q2 August 1997 - Revised October 2003 CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2003, Texas Instruments Incorporated CD54HC174, CD74HC174, CD54HCT174, CD74HCT174 High-Speed CMOS Logic Hex D-Type Flip-Flop with Reset [ /Title (CD74 HC174 , CD74 HCT17 4) /Sub- ject (High Speed CMOS Logic Hex D- Type Flip- Flop |
유사한 부품 번호 - CD74HC174MTG4 |
|
유사한 설명 - CD74HC174MTG4 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |