전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M25P10 데이터시트(PDF) 6 Page - STMicroelectronics

부품명 M25P10
상세설명  1 Mbit Low Voltage Paged Flash Memory With 20 MHz Serial SPI Bus Interface
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M25P10 데이터시트(HTML) 6 Page - STMicroelectronics

Back Button M25P10 Datasheet HTML 2Page - STMicroelectronics M25P10 Datasheet HTML 3Page - STMicroelectronics M25P10 Datasheet HTML 4Page - STMicroelectronics M25P10 Datasheet HTML 5Page - STMicroelectronics M25P10 Datasheet HTML 6Page - STMicroelectronics M25P10 Datasheet HTML 7Page - STMicroelectronics M25P10 Datasheet HTML 8Page - STMicroelectronics M25P10 Datasheet HTML 9Page - STMicroelectronics M25P10 Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 21 page
background image
M25P10
6/21
operation, a one-byte instruction code must be
sent to the chip. This code is entered via the data
input (D), and latched on the rising edge of the
clock input (C). To enter an instruction code, the
device must have been previously selected (S =
low). Table 6 shows the available instruction set.
At Power-up and Power-down, the device must
not be selected (that is the S input must follow the
voltage applied on the VCC pin) until the supply
voltage reaches the correct VCC values which are
VCC(min) at Power-up and VSS at Power-down (a
simple pull-up resistor on S insures safe and
proper power up and down phases).
Read Data Byte(s) (READ)
The device is first selected by putting S low. The
Read instruction byte is followed by a three bytes
address (A23-A0), each bit being latched-in during
the rising edge of the clock (C). Then the data
stored in the memory at the selected byte address
is shifted out on the Q output pin, each bit being
shifted out during the falling edge of the clock (C).
The first byte addressed can be any byte within a
page. The address is automatically incremented to
the next higher address after each byte of data is
shifted out. The whole memory can therefore be
read with a single Read instruction. When the
highest address is reached, the address counter
rolls over to 000000h allowing the read cycle to be
continued indefinitely.
The Read operation is terminated by deselecting
the chip. The chip can be deselected at any time
during data output. Any read attempt during an
Erase, Program or Write Status Register cycle will
be rejected and will deselect the chip without
having any effects on the ongoing operation.
The timing sequence is shown in Figure 11.
Page Program (PP)
Prior to any Page Program attempt, a write enable
instruction (WREN) must have been previously
sent (the S input driven low, WREN instruction
properly transmitted and the S input driven high).
After the WREN instruction decoding, the memory
sets the Write Enable Latch (WEL) which allows
the execution of any further Page Program
instruction. The Page Program instruction is
entered by driving the Chip select input (S) low,
followed by the instruction byte, 3 address bytes
and at least 1 data byte on Data In input (D). If the
least significant address bits differ from [A6-
A0]=000.0000, all transmitted data exceeding the
addressed page boundary will roll over and will be
programmed from address [A6-A0]=000.0000 of
this same page. The Chip Select input (S) must be
driven low for the entire duration of the sequence.
Figure 7. WREN: Set Write Enable Latch Sequence
C
D
AI02281B
S
Q
2
1
34567
HIGH IMPEDANCE
0
INSTRUCTION
Table 6. Instruction Set
Instruc
tion
Description
Instruction
Format
WREN
Set Write Enable Latch
0000 0110
WRDI
Reset Write Enable Latch
0000 0100
RDSR
Read Status Register
0000 0101
WRSR
Write Status Register
0000 0001
READ
Read Data from Memory Array
0000 0011
PP
Program up to 128 Data bytes
to Memory Array
0000 0010
SE
Sector Erase (set to FFh) one
sector of Memory Array
1101 1000
BE
Bulk Erase (set to FFh) whole
of Memory Array
1100 0111
DP
Enter Deep Power-down mode
1011 1001
RES
Release from Deep Power-
down mode, and Read
Electronic Signature
1010 1011


유사한 부품 번호 - M25P10

제조업체부품명데이터시트상세설명
logo
STMicroelectronics
M25P10-A STMICROELECTRONICS-M25P10-A Datasheet
589Kb / 41P
   1 Mbit, Low Voltage, Serial Flash Memory With 25 MHz SPI Bus Interface
M25P10-A STMICROELECTRONICS-M25P10-A Datasheet
128Kb / 7P
   512 Kbit to 32 Mbit, Low Voltage, Serial Flash Memory With 40 MHz or 50 MHz SPI Bus Interface
M25P10-A STMICROELECTRONICS-M25P10-A Datasheet
392Kb / 49P
   1 Mbit, low voltage, Serial Flash memory with 50MHz SPI bus interface
logo
Numonyx B.V
M25P10-A NUMONYX-M25P10-A Datasheet
987Kb / 51P
   1 Mbit, serial Flash memory, 50 MHz SPI bus interface
M25P10-AVMB3/X NUMONYX-M25P10-AVMB3/X Datasheet
987Kb / 51P
   1 Mbit, serial Flash memory, 50 MHz SPI bus interface
More results

유사한 설명 - M25P10

제조업체부품명데이터시트상세설명
logo
STMicroelectronics
M25P10-A STMICROELECTRONICS-M25P10-A Datasheet
589Kb / 41P
   1 Mbit, Low Voltage, Serial Flash Memory With 25 MHz SPI Bus Interface
logo
Numonyx B.V
M25P10-A NUMONYX-M25P10-A Datasheet
987Kb / 51P
   1 Mbit, serial Flash memory, 50 MHz SPI bus interface
logo
STMicroelectronics
M25P10-A STMICROELECTRONICS-M25P10-A_06 Datasheet
392Kb / 49P
   1 Mbit, low voltage, Serial Flash memory with 50MHz SPI bus interface
logo
Numonyx B.V
M25P64 NUMONYX-M25P64 Datasheet
942Kb / 50P
   64 Mbit, low voltage, Serial Flash memory with 50 MHz SPI bus interface
M25P80 NUMONYX-M25P80 Datasheet
994Kb / 52P
   8 Mbit, low voltage, serial Flash memory with 75 MHz SPI bus interface
logo
STMicroelectronics
M25P16 STMICROELECTRONICS-M25P16_07 Datasheet
486Kb / 55P
   16 Mbit, low voltage, Serial Flash memory with 50 MHz SPI bus interface
M25P40 STMICROELECTRONICS-M25P40_07 Datasheet
497Kb / 53P
   4 Mbit, low voltage, serial Flash memory with 50 MHz SPI bus interface
logo
Numonyx B.V
M25P64-VMF6TPBA NUMONYX-M25P64-VMF6TPBA Datasheet
1Mb / 55P
   64 Mbit, low voltage, Serial Flash memory with 75 MHz SPI bus interface
logo
STMicroelectronics
M25P16 STMICROELECTRONICS-M25P16 Datasheet
532Kb / 39P
   16 Mbit, Low Voltage, Serial Flash Memory With 50 MHz SPI Bus Interface
logo
Numonyx B.V
M25P32 NUMONYX-M25P32 Datasheet
1,011Kb / 53P
   32-Mbit, low voltage, serial Flash memory with 75 MHz SPI bus interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com