전자부품 데이터시트 검색엔진 |
|
CD74HC193MT 데이터시트(PDF) 10 Page - Texas Instruments |
|
|
CD74HC193MT 데이터시트(HTML) 10 Page - Texas Instruments |
10 / 21 page 10 FIGURE 7. SET-UP AND HOLD TIMES DATA TO PARALLEL LOAD (PL) FIGURE 8. CASCADED UP/DOWN COUNTER WITH PARALLEL LOAD NOTE: Illegal states in BCD counters corrected in one count. NOTE: Illegal states in BCD counters corrected in one or two counts. FIGURE 9. ’HC192, ’HCT193 STATE DIAGRAMS Test Circuits and Waveforms (Continued) INPUT LEVEL INPUT LEVEL Q = p VS tH tSU(L) Q = p Qn PL Pn tSU(H) VS VS tH P0 P1 P2 P3 TCU TCD MR Q0 Q1 Q2 Q3 CPU CPD PL UP CLOCK DOWN CLOCK ASYNCHRONOUS, PARALLEL LOAD RESET OUTPUT CARRY BORROW DATA INPUT P0 P1 P2 P3 TCU TCD MR Q0 Q1 Q2 Q3 CPU CPD PL 234 5 6 7 8 9 10 11 12 13 14 15 1 0 COUNT UP 234 5 6 7 8 9 10 11 12 13 14 15 1 0 COUNT DOWN |
유사한 부품 번호 - CD74HC193MT |
|
유사한 설명 - CD74HC193MT |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |