전자부품 데이터시트 검색엔진 |
|
M74HC40102B1R 데이터시트(PDF) 9 Page - STMicroelectronics |
|
M74HC40102B1R 데이터시트(HTML) 9 Page - STMicroelectronics |
9 / 14 page EXAMPLE OF TYPICAL APPLICATION PROGRAMMABLE DIVIDE-BY-N COUNTER • fOUT = fIN N + 1 •Timing chart when N = ”3” (J0, J1 = VCC, J2 – J7 = GND) • HC40102... 1/2 to 1/100 are dividable • HC40103... 1/2 to 1/256 are dividable PARALLEL CARRY CASCADING * At synchronous cascade connection, huzzerd occurs at C0 output after its second stage when digitplace changes, due to delay arrival. Therefore, take gate from HC32 or the like, not from C0 output at the rear stage directly. PROGRAMMABLE TIMER Note :The above formula does not take into account the phase of clock input. Therefore, the real pulse width is the distance between the above formula-1/fIN ∼ the above formula. M54/M74HC40102/40103 9/14 |
유사한 부품 번호 - M74HC40102B1R |
|
유사한 설명 - M74HC40102B1R |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |