전자부품 데이터시트 검색엔진 |
|
CAT1025WI-42-GT3 데이터시트(PDF) 7 Page - Catalyst Semiconductor |
|
CAT1025WI-42-GT3 데이터시트(HTML) 7 Page - Catalyst Semiconductor |
7 / 20 page CAT1024, CAT1025 © Catalyst Semiconductor, Inc. 7 Doc. No. MD-3008 Rev. O Characteristics subject to change without notice DEVICE OPERATION Reset Controller Description The CAT1024/25 precision RESET controllers ensure correct system operation during brownout and power up/down conditions. They are configured with open drain RESET outputs. During power-up, the RESET outputs remain active until VCC reaches the VTH threshold and will continue driving the outputs for approximately 200ms (tPURST) after reaching VTH. After the tPURST timeout interval, the device will cease to drive the reset outputs. At this point the reset outputs will be pulled up or down by their respective pull up/down resistors. During power-down, the RESET outputs will be active when VCC falls below VTH. The RESET ¯¯¯¯¯¯ output will be valid so long as VCC is >1.0V (VRVALID). The device is designed to ignore the fast negative going VCC transi- ent pulses (glitches). Reset output timing is shown in Figure 1. Manual Reset Operation The RESET ¯¯¯¯¯¯ pin can operate as reset output and manual reset input. The input is edge triggered; that is, the RESET ¯¯¯¯¯¯ input will initiate a reset timeout after detecting a high to low transition. When RESET ¯¯¯¯¯¯ I/O is driven to the active state, the 200ms timer will begin to time the reset interval. If external reset is shorter than 200ms, Reset outputs will remain active at least 200ms. The CAT1024/25 also have a separate manual reset input. Driving the MR ¯¯¯ input low by connecting a pushbutton (normally open) from MR ¯¯¯ pin to GND will generate a reset condition. The input has an internal pull up resistor. Reset remains asserted while MR ¯¯¯ is low and for the Reset Timeout period after MR ¯¯¯ input has gone high. Glitches shorter than 100ns on MR ¯¯¯ input will not ge- nerate a reset pulse. No external debouncing circuits are required. Manual reset operation using MR ¯¯¯ input is shown in Figure 2. Hardware Data Protection The CAT1024/25 supervisors have been designed to solve many of the data corruption issues that have long been associated with serial EEPROMs. Data corruption occurs when incorrect data is stored in a memory location which is assumed to hold correct data. Whenever the device is in a Reset condition, the embedded EEPROM is disabled for all operations, including write operations. If the Reset output(s) are active, in progress communications to the EEPROM are aborted and no new communications are allowed. In this condition an internal write cycle to the memory can not be started, but an in progress internal non- volatile memory write cycle can not be aborted. An internal write cycle initiated before the Reset condition can be successfully finished if there is enough time (5ms) before VCC reaches the minimum value of 2V. In addition, the CAT1025 includes a Write Protection Input which when tied to VCC will disable any write operations to the device. |
유사한 부품 번호 - CAT1025WI-42-GT3 |
|
유사한 설명 - CAT1025WI-42-GT3 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |