전자부품 데이터시트 검색엔진 |
|
ST95020WB3TR 데이터시트(PDF) 5 Page - STMicroelectronics |
|
ST95020WB3TR 데이터시트(HTML) 5 Page - STMicroelectronics |
5 / 18 page AI01272 HOLD S W Control Logic High Voltage Generator I/O Shift Register Address Register and Counter Data Register 16 Bytes X Decoder Block Protect C D Q Status Figure 5. Block Diagram During a write to the memory operation to the memory array, all bits BP1, BP0, WEL, WIP are valid and can be read. During a write to the status register, only the bits WEL and WIP are valid and can be read. The values of BP1 and BP0 read at that time correspond to the previouscontents of the status register. The Write-In-Process (WIP) read-only bit indicates whether the Memory is busy with a write operation. When set to a ’1’ a write is in progress, when set to a ’0’ no write is in progress. The Write Enable Latch (WEL) read-only bit indi- cates the status of the write enable latch. When set to a ’1’ the latch is set, when set to a ’0’ the latch is reset. The Block Protect (BP0 and BP1) bits indi- cate the extent of the protection employed. These bits are set by the user issuing the WRSR instruc- tion. These bits are non-volatile. 5/18 ST95040, ST95020, ST95010 |
유사한 부품 번호 - ST95020WB3TR |
|
유사한 설명 - ST95020WB3TR |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |