전자부품 데이터시트 검색엔진 |
|
SSM2604CPZ-R2 데이터시트(PDF) 5 Page - Analog Devices |
|
SSM2604CPZ-R2 데이터시트(HTML) 5 Page - Analog Devices |
5 / 28 page SSM2604 Rev. 0 | Page 5 of 28 TIMING CHARACTERISTICS Table 3. I2C Timing Limit Parameter tMIN tMAX Unit Description tSCS 600 ns Start condition setup time tSCH 600 ns Start condition hold time tPH 600 ns SCLK pulse width high tPL 1.3 μs SCLK pulse width low fSCLK 0 526 kHz SCLK frequency tDS 100 ns Data setup time tDH 900 ns Data hold time tRT 300 ns SDIN and SCLK rise time tFT 300 ns SDIN and SCLK fall time tHCS 600 ns Stop condition setup time SCLK SDIN tRT tSCH tPL tDS tPH tDH tFT tSCS tHCS Figure 2. I2C Timing Table 4. Digital Audio Interface Slave Mode Timing Limit Parameter tMIN tMAX Unit Description tDS 10 ns PBDAT setup time from BCLK rising edge tDH 10 ns PBDAT hold time from BCLK rising edge tLRSU 10 ns RECLRC/PBLRC setup time to BCLK rising edge tLRH 10 ns RECLRC/PBLRC hold time to BCLK rising edge tDD 30 ns RECDAT propagation delay from BCLK falling edge (external load of 70 pF) tBCH 25 ns BCLK pulse width high tBCL 25 ns BCLK pulse width low tBCY 50 ns BCLK cycle time BCLK PBLRC/ RECLRC PBDAT RECDAT tBCL tDS tLRSU tLRH tBCH tBCY tDD tDH Figure 3. Digital Audio Interface Slave Mode Timing |
유사한 부품 번호 - SSM2604CPZ-R2 |
|
유사한 설명 - SSM2604CPZ-R2 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |