전자부품 데이터시트 검색엔진 |
|
LD39300PT33-R 데이터시트(PDF) 4 Page - STMicroelectronics |
|
LD39300PT33-R 데이터시트(HTML) 4 Page - STMicroelectronics |
4 / 17 page Pin configuration LD39300 4/17 2 Pin configuration Figure 2. Pin connections (top view for DPAK and PPAK) DPAK PPAK Table 1. Pin description Pln N° Symbol Note PPAK DPAK 5 VSENSE/N.C. For fixed versions: Not Connected on PPAK ADJ For adjustable version: Error Amplifier Input pin for VO from 1.22 to 5.0V 21 VI LDO Input Voltage; VI from 2.5V to 6V, CI=1µF must be located at a distance of not more than 0.5’’ from input pin. 43 VO LDO Output Voltage pins, with minimum CO=4.7µF needed for stability (also refer to CO vs. ESR stability chart) 1VINH Inhibit Input Voltage: ON MODE when VINH ≥ 2V, OFF MODE when VINH ≤0.3V (Do not leave floating, not internally pulled down/up) 3 2 GND Common ground |
유사한 부품 번호 - LD39300PT33-R |
|
유사한 설명 - LD39300PT33-R |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |