전자부품 데이터시트 검색엔진 |
|
AD5100YRQZ-RL7 데이터시트(PDF) 7 Page - Analog Devices |
|
AD5100YRQZ-RL7 데이터시트(HTML) 7 Page - Analog Devices |
7 / 36 page AD5100 Rev. 0 | Page 7 of 36 TIMING SPECIFICATIONS Table 3. Parameter Description Min Typ Max Unit I2C INTERFACE TIMING CHARACTERISTICS1, 2 fSCL SCL clock frequency 400 kHz t1 tBUF, bus free time between start and stop 1.3 μs t2 tHD;STA, hold time after (repeated) start condition; after this period, the first clock is generated 0.6 μs t3 tLOW, low period of SCL clock 1.3 μs t4 tHIGH, high period of SCL clock 0.6 50 μs t5 tSU;STA, setup time for start condition 0.6 μs t6 tHD;DAT, data hold time 0.9 μs t7 tSU;DAT, data setup time 0.1 μs t8 tF, fall time of both SDA and SCL signals 0.3 μs t9 tR, rise time of both SDA and SCL signals 0.3 μs t10 tSU;STO, setup time for stop condition 0.6 μs 1 Guaranteed by design and not subject to production test. 2 See Figure 2. SCL t2 t3 t4 t7 t5 t10 t2 t8 t1 PS SP t9 t6 t8 SDA t9 Figure 2. Digital Interface Timing Diagram |
유사한 부품 번호 - AD5100YRQZ-RL7 |
|
유사한 설명 - AD5100YRQZ-RL7 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |