전자부품 데이터시트 검색엔진 |
|
CS4382 데이터시트(PDF) 9 Page - Cirrus Logic |
|
CS4382 데이터시트(HTML) 9 Page - Cirrus Logic |
9 / 42 page DS514F2 9 CS4382 SWITCHING CHARACTERISTICS (For KQZ TA = -10°C to +70°C; VLS = 1.8 V to 5.5 V; Inputs: Logic 0 = GND, Logic 1 = VLS, CL = 30 pF) Notes: 15. See Table 5 on page 27 for suggested MCLK frequencies. 16. This serial clock is available only in Control Port Mode when the MCLK Divide bit is enabled. 17. The higher frequency LRCK must be an exact integer multiple (1, 2, or 4) of the lower frequency LRCK. . Parameters Symbol Min Typ Max Units MCLK Frequency (Note 15) Single-Speed Mode 1.024 - 51.2 MHz Double-Speed Mode 6.400 - 51.2 MHz Quad-Speed Mode 6.400 - 51.2 MHz MCLK Duty Cycle 405060 % Input Sample Rate Single-Speed Mode Double-Speed Mode Quad-Speed Mode Fs Fs Fs 4 50 100 - - - 50 100 200 kHz kHz kHz LRCK Duty Cycle 45 50 55 % SCLK Pulse Width Low tsclkl 20 - - ns SCLK Pulse Width High tsclkh 20 - - ns SCLK Period tsclkw -- ns (Note 16) tsclkw -- ns SCLK rising to LRCK edge delay tslrd 20 - - ns SCLK rising to LRCK edge setup time tslrs 20 - - ns SDATA valid to SCLK rising setup time tsdlrs 20 - - ns SCLK rising to SDATA hold time tsdh 20 - - ns LRCK1 to LRCK2 frequency ratio (Note 17) 0.25 1.00 4.00 2 MCLK ----------------- 4 MCLK ----------------- sclkh t slrs t slrd t sdlrs t sdh t sclkl t SDATA SCLK LRCK Figure 1. Serial Mode Input Timing |
유사한 부품 번호 - CS4382_08 |
|
유사한 설명 - CS4382_08 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |