전자부품 데이터시트 검색엔진 |
|
CS5464 데이터시트(PDF) 10 Page - Cirrus Logic |
|
CS5464 데이터시트(HTML) 10 Page - Cirrus Logic |
10 / 46 page CS5464 10 DS682F1 DIGITAL CHARACTERISTICS • Min / Max characteristics and specifications are guaranteed over all Recommended Operating Conditions. • Typical characteristics and specifications are measured at nominal supply voltages and TA = 25 °C. • VA+ = VD+ = 5V ±5%; AGND = DGND = 0 V. All voltages with respect to 0 V. • DCLK = 4.096 MHz. Notes: 10. All measurements performed under static conditions. 11. If a crystal is used, XIN frequency must remain between 2.5 MHz - 5.0 MHz. If an external oscillator is used, XIN frequency range is 2.5 MHz - 20 MHz, but K must be set so that MCLK is between 2.5 MHz - 5.0 MHz. 12. If external MCLK is used, the duty cycle must be between 45% and 55% to maintain this specification. 13. The frequency of CPUCLK is equal to MCLK. 14. The minimum FSCR is limited by the maximum allowed gain register value. The maximum FSCR is limited by the full-scale signal applied to the input. 15. Configuration register (Config) bits PC[6:0] are set to “0000000”. 16. The MODE pin is pulled low by an internal resistor. Parameter Symbol Min Typ Max Unit Master Clock Characteristics Master Clock Frequency Internal Gate Oscillator (Note 11) DCLK 2.5 4.096 20 MHz Master Clock Duty Cycle 40 - 60 % CPUCLK Duty Cycle (Note 12 and 13) 40 - 60 % Filter Characteristics Phase Compensation Range (60 Hz, OWR = 4000 Hz) -5.4 - +5.4 ° Input Sampling Rate DCLK = MCLK/K - DCLK/8 - Hz Digital Filter Output Word Rate (Both channels) OWR - DCLK/1024 - Hz High-pass Filter Corner Frequency -3 dB -0.5 - Hz Full-scale DC Calibration Range (Referred to Input) (Note 14) FSCR 25 - 100 %FS Channel-to-channel Time-shift Error (Note 15) 1.0 µs Input/Output Characteristics High-level Input Voltage All Pins Except XIN and SCLK and RESET XIN SCLK and RESET VIH 0.6 VD+ (VD+) – 0.5 0.8 VD+ - - - - - - V V V Low-level Input Voltage (VD = 5 V) All Pins Except XIN and SCLK and RESET XIN SCLK and RESET VIL - - - - - - 0.8 1.5 0.2 VD+ V V V Low-level Input Voltage (VD = 3.3 V) All Pins Except XIN and SCLK and RESET XIN SCLK and RESET VIL - - - - - - 0.48 0.3 0.2 VD+ V V V High-level Output Voltage Iout = +5 mA VOH (VD+) - 1.0 - - V Low-level Output Voltage Iout =-5mA(VD = +5V) Iout = -2.5 mA (VD = +3.3V) VOL - - - - 0.4 0.4 V V Input Leakage Current (Note 16) Iin -±1 ±10 µA 3-state Leakage Current IOZ -- ±10 µA Digital Output Pin Capacitance Cout -5 - pF |
유사한 부품 번호 - CS5464 |
|
유사한 설명 - CS5464 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |