전자부품 데이터시트 검색엔진 |
|
CS5560-ISZ 데이터시트(PDF) 1 Page - Cirrus Logic |
|
CS5560-ISZ 데이터시트(HTML) 1 Page - Cirrus Logic |
1 / 32 page Preliminary Product Information This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice. Copyright © Cirrus Logic, Inc. 2008 (All Rights Reserved) http://www.cirrus.com 3/26/08 CS5560 ± 2.5 V / 5 V, 50 kSps, 24-bit, High-throughput ∆Σ ADC Features & Description Differential Analog Input On-chip Buffers for High Input Impedance Conversion Time = 20 µS Settles in One Conversion Linearity Error = 0.0005% Signal-to-Noise = 110 dB 24 Bits, No Missing Codes Simple three/four-wire serial interface Power Supply Configurations: - Analog: +5 V / GND; IO: +1.8 V to +3.3 V - Analog: ±2.5 V; IO: +1.8 V to +3.3 V Power Consumption: - ADC Input Buffers On: 90 mW - ADC Input Buffers Off: 60 mW General Description The CS5560 is a single-channel, 24-bit analog-to-digital converter capable of 50 kSps conversion rate. The input accepts a fully differential analog input signal. On-chip buffers provide high input impedance for both the AIN in- puts and the VREF+ input. This significantly reduces the drive requirements of signal sources and reduces errors due to source impedances. The CS5560 is a delta-sigma converter capable of switching multiple input channels at a high rate with no loss in throughput. The ADC uses a low-latency digital filter architecture. The filter is designed for fast settling and settles to full accuracy in one conver- sion. The converter's 24-bit data output is in serial form, with the serial port acting as either a master or a slave. The converter is designed to support bipolar, ground-refer- enced signals when operated from ±2.5V analog supplies. The converter can operate from an analog supply of 0-5V or from ±2.5V. The digital interface supports standard log- ic operating from 1.8, 2.5, or 3.3 V. ORDERING INFORMATION: See Ordering Information on page 32. AI N + AI N - CS SCLK SMODE VREF+ VREF- RDY OSC/CLOCK GENERATOR CONV BP/UP DIGITAL CONTROL SERIAL INTERFACE ADC DIGITAL FILTER LOGIC VL MCLK SDO RST SLEEP VLR VLR2 V1- V2- BUFEN V2+ V1+ CS5560 TST DCR MAR ‘08 DS713PP1 |
유사한 부품 번호 - CS5560-ISZ |
|
유사한 설명 - CS5560-ISZ |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |