전자부품 데이터시트 검색엔진
Selected language     Korean  ▼
부품명
         상세내용
Preview PDF Download HTML-1page HTML-10pages

A3P030-FVQG144PP 데이터시트(Datasheet) 26 Page - Actel Corporation

부품명 A3P030-FVQG144PP
상세내용  ProASIC3 Flash Family FPGAs
PDF  206 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  ACTEL [Actel Corporation]
홈페이지  http://www.actel.com
Logo 

 26 page
background image
ProASIC3 DC and Switching Characteristics
2- 12
v1.3
Power Calculation Methodology
This section describes a simplified method to estimate power consumption of an application. For
more accurate and detailed power estimations, use the SmartPower tool in Actel Libero IDE
software.
The power calculation methodology described below uses the following variables:
The number of PLLs as well as the number and the frequency of each output clock
generated
The number of combinatorial and sequential cells used in the design
•The internal clock frequencies
The number and the standard of I/O pins used in the design
The number of RAM blocks used in the design
Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in Table 2-16 on
page 2-14.
Enable rates of output buffers—guidelines are provided for typical applications in
Table 2-17 on page 2-14.
Read rate and write rate to the memory—guidelines are provided for typical applications in
Table 2-17 on page 2-14. The calculation should be repeated for each clock domain defined
in the design.
Methodology
Total Power Consumption—PTOTAL
PTOTAL = PSTAT + PDYN
PSTAT is the total static power consumption.
PDYN is the total dynamic power consumption.
Total Static Power Consumption—PSTAT
PSTAT = PDC1 + NINPUTS* PDC2 + NOUTPUTS* PDC3
NINPUTS is the number of I/O input buffers used in the design.
NOUTPUTS is the number of I/O output buffers used in the design.
Total Dynamic Power Consumption—PDYN
PDYN = PCLOCK + PS-CELL + PC-CELL + PNET + PINPUTS + POUTPUTS + PMEMORY + PPLL
Global Clock Contribution—PCLOCK
PCLOCK = (PAC1 + NSPINE*PAC2 + NROW*PAC3 + NS-CELL* PAC4) * FCLK
NSPINE is the number of global spines used in the user design—guidelines are provided in
Table 2-16 on page 2-14.
NROW is the number of VersaTile rows used in the design—guidelines are provided in Table 2-16
on page 2-14.
FCLK is the global clock signal frequency.
NS-CELL is the number of VersaTiles used as sequential modules in the design.
PAC1, PAC2, PAC3, and PAC4 are device-dependent.
Sequential Cells Contribution—PS-CELL
PS-CELL = NS-CELL * (PAC5 +
α
1 / 2 * PAC6) * FCLK
NS-CELL is the number of VersaTiles used as sequential modules in the design. When a multi-tile
sequential cell is used, it should be accounted for as 1.
α
1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-14.
FCLK is the global clock signal frequency.




Html 페이지

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


데이터시트



관련 부품명

부품명상세내용Html View제조사
A3P030ProASIC3 Flash Family FPGAs with Optional Soft ARM Support 1 2 3 4 5 MoreList of Unclassifed Manufacturers
A3P1000-1FGG144TAutomotive ProASIC3 Flash Family FPGAs 1 2 3 4 5 MoreActel Corporation
APA1000-FG896AAutomotive-Grade ProASIC Flash Family FPGAs 1 2 3 4 5 MoreActel Corporation
APA1000-FFGG1152IProASIC Flash Family FPGAs 1 2 3 4 5 MoreActel Corporation
A3PE3000-1FGG896IProASIC3E Flash Family FPGAs 1 2 3 4 5 MoreActel Corporation
RT3PE3000L-1FG484BRadiation-Tolerant ProASIC3 Low-Power Space- Flight Flash FPGAs 1 2 3 4 5 MoreActel Corporation
A1280A-1PG176CACT2 Family FPGAs 1 2 3 4 5 MoreActel Corporation
C8051F300Mixed Signal ISP Flash MCU Family 1 2 3 4 5 MoreList of Unclassifed Manufacturers
C8051F3528 k ISP Flash MCU Family 1 2 3 4 5 MoreSilicon Laboratories

링크 URL

ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl